A survey of techniques for energy efficient on-chip communication

Proceedings - Design Automation Conference

Volumn , Issue , 2003, Pages 900-905

  Raghunathan, Vijay ^a   Srivastava, Mani B ^a   Gupta, Rajesh K ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Communication Architectures; Energy Efficient Design; Low Power Design; Power Management; System on Chip Design

Indexed keywords

CODE DIVISION MULTIPLE ACCESS; COMPUTER ARCHITECTURE; CROSSTALK; ELECTRIC POTENTIAL; ELECTRIC POWER SYSTEMS; ENERGY UTILIZATION; ERROR CORRECTION; FAULT TOLERANT COMPUTER SYSTEMS; MICROPROCESSOR CHIPS; PERFORMANCE; RELIABILITY;

POWER MANAGEMENT;

DATA COMMUNICATION SYSTEMS;

EID: 0041633582     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/775832.776059     Document Type: Conference Paper

References (45)

1. D. L. Liu and C. Svensson, "Power consumption estimation in CMOS VLSI chips", IEEE Journal SSC, volume 29, issue 6, pp. 663-670, June 1994.
2. R. Ho, K. Mai, and M. Horowitz, "The future of wires", Proc. IEEE, volume 89, issue 4, pp. 490-504, April 2001.
3. D. Sylvester and K. Keutzer, "A global wiring paradigm for deep submicron design", IEEE Trans. CAD, pp. 242-252, Feb. 2000.
4. K. Lahiri, A. Raghunathan, and S. Dey, "Battery-driven system design: a new frontier in low power design", Proc. IEEE Intl. Conf. VLSI Design, pp. 261-267, 2002.
5. W. J. Dally and J. W. Poulton, Digital Systems Engineering. Cambridge University Press, NY, 1998.
6. H. B. Bakoglu, Circuits, Interconnections and Packaging for VLSI. Addison-Wesley, 1990.
7. J. M. Rabaey, Digital Integrated Circuits: A Design Perspective. Prentice Hall, NJ, 1996.
8. V. Adler and E. G. Friedman, "Repeater design to reduce delay and power in resistive interconnect", IEEE Trans. Circuits Syst. II, volume 45, pp. 607-616, May 1998.
9. G. Y. Wei, et al., "Energy-efficient design of high-speed links", Chapter 8 in Power Aware Design Methodologies, Editors: M. Pedram and J. Rabaey. Kluwer Academic Publishers, Norwell, MA, 2002.
10. H. Zhang, V. George, and J. Rabaey, "Low-swing on-chip signaling techniques: effectiveness and robustness", IEEE Trans. VLSI Systems, volume 8, issue 3, pp. 262-272, June 2000.
11. ANSI/TIA/EIA-644-1995 standard, "Electrical characteristics of low voltage differential signaling (LVDS) interface circuits".
12. A. Maheshwari and W. Burleson, "Current sensing techniques for global interconnects in very deep submicron (VDSM) CMOS", Proc. IEEE Wkshp. VLSI, pp. 66-70, 2001.
13. AMBA On-chip Bus Standard, ARM Inc., (http://www.arm.com/armtech/AMBA?OpenDocument)
14. IBM CoreConnect bus architecture., (http://www-3.ibm.com/ohips/products/coreconnect/)
15. C. T. Hsieh and M. Pedram, "Architectural energy optimization by bus splitting", IEEE Trans. CAD, volume 21, issue 4, pp. 408-414, April 2002.
16. P. Lettieri and M. B. Srivastava, "A QoS-aware, energy-efficient wireless node architecture", Proc. MoMuC, pp. 252-261, 1999.
17. J. Chang, S. Ravi, and A. Raghunathan, "FLEXBAR: a crossbar switching fabric with improved performance and utilization", Proc. IEEE CICC, pp. 405-408, 2002.
18. H. Chang, et al., Surviving the SOC Revolution: A Guide to Platform-Based Design. Kluwer Academic Publishers, Norwell, MA, 1999.
19. H. S. Wang, L. S. Peh, and S. Malik, "A power model for routers: Modeling Alpha 21364 and InfiniBand routers", Proc. Symp. on High Perf. Interconnects, pp. 21-27, 2002.
20. T. Ye, L. Benini, and G. De Micheli, "Analysis of power consumption on switch fabrics in network routers", Proc. ACM/IEEE DAC, pp. 524-529, 2002.
21. H. S. Wang, et al., "Orion: A power-performance simulator for interconnection networks", Proc. ACM/IEEE MICRO), 2002.
22. W. J. Dally and B. Towles, "Route packets, not wires: On chip interconnection networks", Proc. ACM DAC, pp. 684-689, 2001.
23. J. Xu and W. Wolf, "Wave pipelining for application-specific networks on chips", Proc. ACM CASES, 2002.
24. L. Benini and G. De Micheli, "Networks on chips: a new SoC paradigm", IEEE Computer, volume 35, pp. 70-78, January 2002.
25. M. Sgroi, et al., "Addressing the system-on-a-chip interconnect woes through communication-based design", Proc. ACM/IEEE DAC, pp. 667-672, 2001.
26. G. Varatkar and R. Marculescu, "Traffic analysis for on-chip networks design of multimedia applications", Proc. ACM/IEEE DAC, pp. 795-800, 2002.
27. K. Lahiri, A. Raghunathan, and S. Dey, "Communication architecture based power management for battery efficient system design", Proc. ACM/IEEE DAC, pp. 691-696, 2002.
28. J. Kim and M. Horowitz, "Adaptive supply serial links with sub-1V operation and per-pin clock recovery", Proc. IEEE ISSCC, pp. 268-269, 2002.
29. L. Shang, L.-S. Peh, and N. K. Jha, "Power-efficient interconnection networks: Dynamic Voltage Scaling with links", Computer Architecture Letters, volume 1, May 2002.
30. S. Irani, S. Shukla, and R. Gupta, "Algorithms for power savings", Proc. ACM SODA, pp. 37-46, 2003.
31. K. Lahiri, A. Raghunathan, and S. Dey, "Evaluation of the traffic-performance characteristics of SOC communication architectures", Proc. IEEE Intl. Conf. VLSI Design, pp. 29-35, 2001.
32. S. Wicker, Error Control Systems for Digital Communication and Storage. Englewood Cliffs, Prentice Hall, 1995.
33. R. Hegde and N. Shanbhag, "Toward achieving energy efficiency in presence of deep submicron noise", IEEE Trans. VLSI Systems, volume 8, issue 4, pp. 379-391, August 2000.
34. F. Worm, et al., "An adaptive low-power transmission scheme for on-chip networks", Proc. ACM/IEEE ISSS, 2002.
35. C.-K. K. Yang, et al., "A 0.5-m CMOS 4.0Gb/s serial link transceiver with data recovery using oversampling", IEEE Jornal SSC, volume 33, pp. 713-722, May 1998.
36. P. Lettieri, C. Fragouli, and M. B. Srivastava, "Low power error control for wireless links", Proc. MOBICOM, pp. 139-150, 1997.
37. D. Bertozzi, L. Benini, and G. De Micheli, "Low power error resilient encoding for on-chip data buses", Proc. IEEE DATE, pp. 102-109, 2002.
38. D. Wingard, "Micro-Network based integration for SOCs", Proc. ACM/IEEE Design Automation Conf., pp. 673-677, 2001.
39. C. Schurgers and M. Srivastava, "Energy efficient routing in sensor networks", Proc. Milcom, pp. 357-361, 2001.
40. J. Hu and R. Marculescu, "Exploiting the routing flexibility for energy/performance aware mapping of regular NoC architectures", Proc. IEEE DATE, pp. 688-693, 2003.
41. T. Dumitras and R. Marculescu, "On-chip stochastic communication", Proc. IEEE DATE, pp. 790-795, 2003.
42. Session #41, "On-chip communication architectures", ACM/IEEE DAC, 2001.
43. R. Yoshimura, et al., "DS-CDMA wired bus with simple interconnection topology for parallel processing system LSIs", Proc. IEEE ISSCC, pp. 370-371, 2000.
44. M. F. Chang, et al., "RF/wireless interconnect for inter- and intra-chip communications", Proc. IEEE, volume 89, issue 4, pp. 456-466, April 2001.
45. H. Eberle, "A radio network for monitoring and diagnosing computer systems", IEEE Micro, pp. 60-65, Jan./Feb. 2003.