A power model for routers: Modeling Alpha 21364 and InfiniBand routers

Proceedings - Symposium on the High Performance Interconnects, Hot Interconnects

Volumn 2002-January, Issue , 2002, Pages 21-27

  Wang, Hang Sheng ^a   Peh, Li Shiuan ^a   Malik, Sharad ^a  

^a Princeton University   (United States)

Author keywords

Blades; Communication switching; Energy consumption; Fabrics; IP networks; Microprocessors; Multiprocessor interconnection networks; Network servers; Network on a chip; Switches

Indexed keywords

COMPUTER ARCHITECTURE; ECONOMIC AND SOCIAL EFFECTS; ENERGY UTILIZATION; FABRICS; INTEGRATED CIRCUIT INTERCONNECTS; INTERCONNECTION NETWORKS (CIRCUIT SWITCHING); MICROPROCESSOR CHIPS; QUEUEING NETWORKS; SWITCHES;

BLADES; COMMUNICATION SWITCHING; IP NETWORKS; NETWORK ON A CHIP; NETWORK SERVER;

ROUTERS;

EID: 21044439794     PISSN: 15504794     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CONECT.2002.1039253     Document Type: Conference Paper

References (23)

1. P. Bannon. Alpha 21364 (EV7). http://www.eecs.umich.edu/vlsi seminar/f01/slides/bannon.pdf
2. N. J. Boden, D. Cohen, R. E. Felderman, A. E. Kulawik, C. L. Seitz, J. N. Seizovic, and W.-K. Su. Myrinet-a gigabit-per-second local-area network. IEEE Micro, 15(1), 1995
3. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A framework for architectural-level power analysis and optimizations. In Proc. International Symposium on Computer Architecture, 2000
4. W. Dally, P. Carvey, and L. Dennison. The Avici terabit switch/router. In Proc. Hot Interconnects 6, 1998
5. W. J. Dally and B. Towles. Route packets, not wires: Onchip interconnection networks. In Proc. Design Automation Conference, 2001
6. G. Essakimuthu, N. Vijaykrishnan, and M. J. Irwin. An analytical power estimation model for crossbar interconnects. Technical Report CSE-02-009, Penn State University, Department of Computer Science and Engineering, 2002
7. IBM. IBM InfiniBand 8-port 12x switch. http://www-3.ibm.com/chips/products/infiniband/
8. M. B. Kamble and K. Ghose. Analytical energy dissipation models for low-power caches. In Proc. International Symposium on Low Power Electronics and Design, 1997
9. M. Katevenis, P. Vatsolaki, and A. Efthymiou. Pipelined memory shared buffer for VLSI switches. In Proc. Conference on Applications, Technologies, Architectures, and Protocols for Computer Communication, 1995
10. Mellanox Technologies Inc. Mellanox performance, price, power, volume metric (PPPV). http://www.mellanox.com/products/shared/PPPV.pdf
11. S. S. Mukherjee, P. Bannon, S. Lang, A. Spink, and D. Webb. The Alpha 21364 network architecture. IEEE Micro, 22(1), 2002
12. C. S. Patel, S. M. Chai, S. Yalamanchili, and D. E. Schimmel. Power constrained design of multiprocessor interconnection networks. In Proc. International Conference on Computer Design, 1997
13. L.-S. Peh and W. J. Dally. A delay model and speculative architecture for pipelined routers. In Proc. International Symposium on High Performance Computer Architecture, 2001
14. M. Sgroi, M. Sheets, A. Mihal, K. Keutzer, S. Malik, J. Rabaey, and A. Sangiovanni-Vincentelli. Addressing the system-on-a-chip interconnect woes through communication-based design. In Proc. Design Automation Conference, 2001
15. L. Shang, L.-S. Peh, and N. K. Jha. Power-efficient interconnection networks: Dynamic voltage scaling with links. Computer Architecture Letters, 1(2), 2002
16. Synopsys Corporation. PowerMill datasheet. http://www.synopsys.com/products/etg/powermillds.html
17. A. G. Wassal and M. A. Hasan. Low-power system-level design of VLSI packet switching fabrics. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(6), 2001
18. S. J. Wilton and N. P. Jouppi. An enhanced access and cycle time model for on-chip caches. Technical Report 93/5, DEC Western Research Laboratory, 1994
19. T. T. Ye, L. Benini, and G. D. Micheli. Analysis of power consumption on switch fabrics in network routers. In Proc. Design Automation Conference, 2002
20. W. Ye, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin. The design and use of SimplePower: A cycle-accurate energy estimation tool. In Proc. Design Automation Conference, 2000
21. H. Zhang, M. Wan, V. George, and J. Rabaey. Interconnect architecture exploration for low-energy reconfigurable single-chip DSPs. In Proc. IEEE Computer Society Workshop on VLSI, 1999
22. Y. Zhang, W. Ye, and M. J. Irwin. An alternative architecture for on-chip global interconnect: Segmented bus power modeling. In Proc. Asilomar Conference on Signals, Systems, and Computers, 1998
23. V. Zyuban and P. Kogge. The energy complexity of register files. In Proc. International Symposium on Low Power Electronics and Design, 1998