Power-efficient Interconnection Networks: Dynamic Voltage Scaling with Links

IEEE Computer Architecture Letters

Volumn 1, Issue 1, 2002, Pages 6-

  Shang, Li ^a   Peh, Li Shiuan ^a   Jha, Niraj K ^a  

^a Princeton University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 85008055290     PISSN: 15566056     EISSN: None     Source Type: Journal    
DOI: 10.1109/L-CA.2002.10     Document Type: Article

References (15)

1. S. Mukherjee, P. Bannon, S. Lang A. Spink, and D. Webb, “The Alpha 21364 network architecture,” in Proc. Hot Interconnects 9, Aug. 2001.
2. N. Boden et al., “Myrinet - a Gigabit-per-second local-area-network,” IEEE Micro, vol. 15, no. 1, pp. 29–36, Feb. 1995.
3. The Inifiniband architecture, http://www.infinibandta.orq.
4. W. Dally and B. Towles, “Route packets, not wires: On-chip interconnection networks,” in Proc. Design Automation Conf., pp. 684–689, June 2001.
5. A. Jain et al., “A 1.2 GHz Alpha microprocessor with 44.8GB/s chip pin bandwidth,” in Proc. Int. Sold-State Circuits Conf., pp. 240–241, Feb. 2001.
6. T. Burd and R. Brodersen, “Design issues for dynamic voltage scaling,” in Proc. Int. Symp. Low-Power Electronic Design pp. 9–14, July 2000.
7. Intel XScale microarchitecture, http://developer.intel.com/de-sign/intelxscalet
8. N. Jha, “Low power system scheduling and synthesis,” embedded tutorial, in Proc. Int. Conf. Computer-Aided Design, pp. 259–263, Nov. 2001.
9. G. Wei, J. Kim, D. Liu, S. Sidiropoulos, and M. Horowitz, “A variable-frequency parallel I/O interface with adaptive power-supply regulation,” J. Solid-State Circuits, vol. 35, no. 11, pp. 1600–1610, Nov. 2000.
10. J. Kim and M. Horowitz, “Adaptive supply serial links with sub-IV operation and per-pin clock recovery,” in Proc. Int. Solid-State Circuits Conf., Feb. 2002.
11. C. Patel, S. Chai, S. Yalamanchili, and D. Schimmel, “Power-constrained design of multiprocessor interconnection networks,” in Proc. Int. Conf. Computer Design, pp. 408–416, Oct. 1997.
12. H. Zhang, M. Wan, V. George and J. Rabaey, “Interconnect architecture exploration for low-energy reconfigurable single-chip DSPs,” in Proc. Workshop VLSI, pp. 2–8, Apr. 1999.
13. A. Stratakos, “High-effciency low-voltage DC-DC conversionfor portable applications,” Ph.D. Thesis, Univ. of California, Berkeley June 1998.
14. W. Dally, “Virtual-channel flow control,” IEEE Trans. Parallel Distributed Systems, vol. 3, no. 2 pp. 194–205, Mar. 1992.
15. L. Peh and W. Dally, “A delay model and speculative architecture for pipelined routers,” in Proc. High-Performance Computer Architecture, pp. 255–266, Jan. 2001.