Nanocrystal nonvolatile memory devices

IEEE Transactions on Nanotechnology

Volumn 1, Issue 1, 2002, Pages 72-77

  De Blauwe, Jan ^a,b  

^a IEEE   (United States)

^b AGERE SYSTEMS   (United States)

Author keywords

Flash memories; Nanocrystal memories; Nonvolatile semiconductor memories

Indexed keywords

NANOCRYSTAL MEMORIES; NONVOLATILE SEMICONDUCTOR MEMORIES;

FLASH MEMORY; NANOSTRUCTURED MATERIALS;

DATA STORAGE EQUIPMENT;

EID: 0038781593     PISSN: 1536125X     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNANO.2002.1005428     Document Type: Article

References (24)

1. S. Tiwari, F. Rana, K. Chan, H. Hanafi, C. Wei, and D. Buchanan, "Volatile and nonvolatile memories in silicon with nano-crystal storage," in IEEE Int. Electron Devices Meeting Tech. Dig., 1995, pp. 521-524.
2. D.-H. Chae, T.-S. Yoon, D. H. Kim, J.-Y. Kwon, K.-B. Kim, J. D. Lee, and B.-G. Park, "Programming dynamics of a single electron memory cell with a high-density SiGe nanocrystal array at room temperature," in 1999 57th Annu. Device Research Conf. Dig., 1999, pp. 140-141.
3. J. J. Welser, S. Tiwari, S. Rishton, K. Y. Lee, and Y. Lee, "Room temperature operation of a quantum-dot flash memory," IEEE Electron Device Lett., vol. 18, pp. 278-280, June 1997.
4. x," in 1998 Int. Electron Devices Meeting (IEDM'98) Tech. Dig., 1998, pp. 115-118.
5. S.-J. Yoo, J. Lee, and H. Shin, "A new quantum dot formation process using wet etching of poly-Si along grain boundaries," in Int. Microprocesses and Nanotechnology Conf., 2000, pp. 248-249.
6. M. Takeguchi, K. Furuya, and K. Yoshihara, "Novel Si nanocrystal formation technique as applied to fabrication of Si nanostructure," in Int. Microprocesses and Nanotechnology Conference, Tech. Dig., 1999, pp. 118-119.
7. 2(Y):Zr) produced by ion implantation," in Conf. on Ion Implantation Technology, 2000, pp. 757-760.
8. 2," IEEE Trans. Nucl.Sci., vol. 47, pp. 2269-2275, Dec. 2000.
9. M. Ostraat, J. De Blauwe, M. Green, D. Bell, H. Atwater, and R. Flagan, "Ultra-clean two-stage aerosol reactor for production of oxide-passivated silicon nanoparticles for novel memory devices," J. Electrochem. Soc., vol. 148, no. 5, pp. 265-270, 2001.
10. J. De Blauwe, M. Ostraat, M. Green, G. Weber, T. Sorsch, A. Kerber, F. Klemens, R. Cirelli, E. Ferry, J. L. Grazul, F. Baumann, Y. Kim, W. Mansfield, J. Bude, J. T. C. Lee, S. J. Hillenius, R. C. Flagan, and H. A. Atwater, "A novel, aerosol-nanocrystal floating-gate device for nonvolatile memory applications," in IEEE Int. Electron Devices Meeting (IEDM) Tech. Dig., 2000, pp. 683-686.
11. R. Okada and S. Iijima, "Oxidation property of silicon small particles," APL, vol. 58, no. 15, p. 1662, 1991.
12. K. Smith, J. White, S. Madhukar, R. Muralidar, M. Sadd, D. O'Meara, B. White, and B. Jones, "Oxidation of silicon nanocrystals," presented at the Fall 2000 MRS Meeting, Boston, MA, 2000.
13. L. D. Bell, D. Santamore, E. A. Boer, H. A. Atwater, K. J. Vahala, and R. C. Flagan, "Spatial and electronic manipulation of silicon nanocrystals by atomic force microscopy," Proc. Seventh Biennial IEEE Nonvolatile Memory Technology Conf., p. 77, 1998.
14. Y. Shi, S. L. Gu, X. L. Yuan, Y. D. Zheng, K. Saito, H. Ishikuro, and T. Hiramoto, "Silicon nano-crystals based MOS memory and effects of traps on charge storage characteristics," in Proc. 5th Int. Conf. on Solid-State and Integrated Circuit Technology, 1998. pp. 838-841.
15. Y. Niquet, C. Delerue, G. Allan, and M. Lannoo, "Theory of electronic transport in silicon nanostructures," presented at the Fall 2000 MRS Meeting, Boston, MA, 2000.
16. S. Tiwari, F. Rana, C. Wei, K. Chan, and H. Hanafi, "A low power 77 K nano-memory with single electron nano-crystal storage," in 53rd Annu. Device Res. Conf., Tech. Dig., 1995, pp. 50-51.
17. A. Thean and J. P. Leburton, "3-D computer simulation of single-electron charging in silicon nanocrystal floating gate flash memory devices," IEEE Electron Device Lett., vol. 22. pp. 148-150, Mar. 2001.
18. _, "Three-dimensional self-consistent simulation of silicon quantum-dot floating-gate flash memory device," IEEE Electron Device Lett., vol. 20, pp. 286-288, June 1999.
19. H. I. Hanafi, S. Tiwari, and I. Khan, "Fast and long retention-time nanocrystal memory," IEEE Trans. Electron Devices, vol. 43, pp. 1553-1558, Sept. 1996.
20. x," IEEE Trans. Electron Devices, vol. 48, pp. 696-700, Apr. 2001.
21. M. She, Y.-C. King, T.-J. King, and C. Hu, "Modeling and design study of nanocrystal memory devices," in Annu. Device Res. Conf. Tech. Dig., 2000, pp. 139-140.
22. L. Guo, E. Leobandung, and S. Y. Chou, "Si single-electron MOS memory with nanoscale floating-gate and narrow channel," in Int. Electron Devices Meeting Tech. Dig., 1996, pp. 955-956.
23. N. Takahashi, H. Ishikuro, and T. Hiramoto, "A directional current switch using silicon electron transistors controlled by charge injection into silicon nano-crystal floating dots," in Int. Electron Devices Meeting Tech. Dig., 1999, pp. 371-374.
24. J. Wahl, H. Silva, A. Gokirmak, A. Kumar, J. J. Welser, and S. Tiwari, "Write, erase and storage times in nanocrystal memories and the role of interface states," in Int. Electron Devices Meeting Tech. Dig., 1999, pp. 375-378.