Improved a priori interconnect predictions and technology extrapolation in the GTX system

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 11, Issue 1, 2003, Pages 3-14

  Cao, Yu ^a   Hu, Chenming ^a   Huang, Xuejue ^a   Kahng, Andrew B ^b   Markov, Igor L ^c   Oliver, Michael ^d   Stroobandt, Dirk ^e   Sylvester, Dennis ^c  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

^c University of Michigan   (United States)

^d University of California   (United States)

^e GHENT UNIVERSITY   (Belgium)

Author keywords

A priori interconnect prediction; Crosstalk noise; Inductance; Interconnect delay; System performance models; Technology extrapolation; VLSI

Indexed keywords

OPTIMIZATION; SPURIOUS SIGNAL NOISE; TECHNOLOGY TRANSFER; TELECOMMUNICATION REPEATERS;

TECHNOLOGY EXPLORATION;

VLSI CIRCUITS;

EID: 0037316903     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2002.808479     Document Type: Article

References (36)

1. B. S. Landman and R. L. Russo, "On a pin versus block relation-ship for partitions of logic graphs," IEEE Trans. Comput., C-20, pp. 1469-1479, 1971.
2. P. Christie and D. Stroobandt. "The interpretation and application of Rent's rule," IEEE Trans. VLSI Syst., Special Issue on SLIP 8, vol. 6. pp. 639-648, Dec. 2000.
3. W. E. Donath, "Placement and average interconnection lengths of computer logic," IEEE Trans. Circuits Syst., vol. 26, pp. 272-277, 1979.
4. D. Stroobandt and J. V. Campenhout. "Estimating interconnection lengths in three-dimensional computer systems," IEICE Trans. Inform. Syst., Special Issue on Synthesis and Verification of Hardware Design, vol. E80-D, no. 10, pp. 1024-1031, 1997.
5. _, "Accurate interconnection length estimations for predictions early in the design cycle," VLSI Design, Special Issue on Physical Design in Deep Submicron, vol. 10, no. 1, pp. 1-20, 1999.
6. J. A. Davis, V. K. De, and J. D. Meindl, "A stochastic wire-length distribution for gigascale integration - Part I: Derivation and validation," IEEE Trans. Electron Devices, vol. 45, pp. 580-589, 1998.
7. D. Stroobandt and A. B. Kahng, Workshop Notes of the 1st Int. Workshop on System-Level Interconnect Prediction, 1999, http://www.elis.rug.ac.bẽdstr/SLIP.html.
8. D. Stroobandt, "Recent advances in system-level interconnect prediction," IEEE CAS. Soc. Newslett., vol. 11, pp. 1:4-20:48, 2000.
9. _, A Priori Wire Length Estimates for Digital Design. Boston. MA; Kluwer Academic, 2001.
10. H. B. Bakoglu, Circuits, Interconnections and Packaging for VLSI. Reading. MA: Addison-Wesley, 1990.
11. G. A. Sai-Halasz. "Performance trends in high-performance processors," Proc. IEEE, pp. 20-36, Jan. 1995.
12. P. Raje. "A framework for insight into the impact of intercon-nect on 0.35 μm VLSI performance," Hewlett-Packard J., pp. 1-8, 1995.
13. J. C. Eble, V. K. De, D. S. Wills, and J. D. Meindl, "A generic system simulator (GENESYS) for ASIC technology and architecture beyond 2001," in Proc. ASIC, 1996, pp. 193-196.
14. B. M. Geuskens and K. Rose, Modeling Microprocessor Performance. Boston, MA: Kluwer Academic, 1998.
15. R. Mangaser, C. Mark, and K. Rose, "Interconnect constraints on BEOL manufacturing," in Proc. Adv. Semicond. Manufact. Conf., 1999, pp. 304-308.
16. C. Mark and K. Rose, "Interconnect strategies for deep submicron CMOS manufacture," in Proc. Adv. Semicond. Manufact. Conf., 2000. pp. 413-418.
17. D. Sylvester and K. Keutzer. "System-Level performance modeling with BACPAC - Berkeley advanced chip performance calculator," in Proc. SLIP, 1999. http://www.eecs.umich.edu/̃dennis/bacpac/, pp. 109-114.
18. ITRS Semiconductors, "International Technology Roadmap for Semiconductors,". http://www.itrs.net/, 1999.
19. P. D. Fisher and R. Nesbitt. "The test of time: Clock-cycle estimation and test challenges for future microprocessors," IEEE Circuits Devices Mag., vol. 14. pp. 37-44, 1998.
20. J. Cong and D. Z. Pan. "Interconnect estimation and planning for deep submicron designs," in Proc. Design Automation Conf., 1999, pp. 507-510.
21. S. Takahashi, M. Edahiro, and Y. Hayashi, "A new lsi performance prediction model for interconnection analysis of future LSIs," in Proc. ASPDesign Automation Conf. 1998, pp. 51-56.
22. A. E. Caldwell et al., "GTX: The MARCO GSRC technology extrapolation system," in Proc. Design Automation Conf., 2000, pp. 693-698.
23. [Online]. Available: http://vlsicad.cs.ucla.edu/GSRC/GTX/
24. L. He, N. Chang, S. Lin, and O. S. Nakagawa, "An efficient inductance modeling for on-chip interconnects," in Proc. Custom Integral. Circuits Conf., 1999. pp. 457-460.
25. X. Qi et al., "On-Chip inductance modeling and RLC extraction of VLSI interconnects for circuit simulation," in Proc. Custom Integrat. Circuits Conf., 2000.
26. A. E. Ruehli, "Inductance calculations in a complex integrated circuit environment," IBM J. Res. Dev., pp. 470-480, Sept. 1972.
27. A. B. Kahng and S. Muddu, "An analytical delay model for RLC interconnects," IEEE Trans. Computer-Aided Design, vol. 16, no. 12, pp. 1507-1514, 1997.
28. Y. I. Ismail, E. G. Friedman, and J. L. Neves. "Equivalent elmore delay for RLC trees," IEEE Trans. Computer-Aided Design, vol. 19. no. 1, pp. 83-97, 2000.
29. Y. Massoud, S. Majors, T. Bustami, and J. White, "Layout techniques for minimizing on-chip interconnect self-inductance," in Proc. Design Automat. Conf., 1998, pp. 566-571.
30. S. P. Khatri, A. Mehrotra, R. K. Brayton, A. Sangiovanni-Vincentelli. and R. H. J. M. Otten, "A novel VLSI layout fabric for deep submicron applications," in Proc. Design Automat. Conf., 1999. pp. 491-496.
31. K. L. Shepard et al., "Design methodology for the S/390 parallel enterprise server G4 microprocessors," IBM J. Res. Dev., pp. 515-554, July-Sept. 1997.
32. A. B. Kahng, S. Muddu, and E. Sarto, "On switch factor based analysis of coupled RC interconnects," in Proc. Design Automat. Conf., 2000, pp. 79-84.
33. D. Sylvester and K. Keutzer, "Getting to the bottom of deep submicron," in Proc. Int. Conf. Computer-Aided Design, 1998. pp. 203-211.
34. J. Cong, T. Kong, and D. Z. Pan, "Buffer block planning for interconnect-driven floorplanning," in Proc. Int. Conf. Computer-Aided Design, 1999, pp. 358-363.
35. A. B. Kuhng, S. Muddu, and E. Sarto, "Tuning strategies for global interconnects in high-performance deep submicron IC's," VLSI Design 10(1), pp. 21-34, 1999.
36. T. Sakurai, "Closed-form expressions for interconnect delay, crosstalk and coupling in VLSI's," IEEE Trans. Electron Dev. pp. 118-124. Jan. 1993.