Estimating interconnection lengths in three-dimensional computer systems

IEICE Transactions on Information and Systems

Volumn E80-D, Issue 10, 1997, Pages 1024-1031

  Stroobandt, Dirk ^a   Van Campenhout, Jan ^b  

^a GHENT UNIVERSITY   (Belgium)

^b Res Assistant Fund Sci Res F   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; HIERARCHICAL SYSTEMS; MICROPROCESSOR CHIPS; PRODUCT DESIGN;

GLOBAL INTERCONNECTION LENGTH DISTRIBUTION; HIERARCHICAL PLACEMENT TECHNIQUE; INTERCONNECTION LENGTH;

INTEGRATED CIRCUIT LAYOUT;

EID: 0031246183     PISSN: 09168532     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (18)

1. W.E. Donath, "Placement and average interconnection lengths of computer logic," IEEE Trans. Circuits & Syst., vol.CAS-26, pp.272-277, 1979.
2. F.J. Kurdahi and A.C. Parker, "Techniques for area estimation of VLSI layouts," IEEE Trans. Comput.-Aided Des., Integrated Circuits & Syst. vol.8, pp.81-92, 1989.
3. H. Van Marck and J. Van Campenhout, "Modeling and evaluating optoelectronic architectures," Optoelectronics II, SPIE Proc. Series, vol.2153, pp.307-314, 1994.
4. I.E. Sutherland and D. Oestreicher, "How big should a printed circuit board be?," IEEE Trans. Comput., vol.C-22, pp.537-542, 1972.
5. M. Feuer, "Connectivity of random logic," IEEE Trans. Comput., vol.C-31, pp.29-33, 1982.
6. J.E. Cotter and P. Christie, "The analytical form of the length distribution function of computer interconnections," IEEE Trans. Circuits & Syst., vol.38, pp.317-320, 1991.
7. D. Stroobandt, H. Van Marck, and J. Van Campenhout, "An accurate interconnection length estimation for computer logic," Proc. 6th Great Lakes Symp. on VLSI, IEEE Computer Society Press, pp.50-55, March 1996.
8. D. Stroobandt, "Improving Donath's technique for estimating the average interconnection length in computer logic," ELIS Tech. Rep. DG 96-01, Univ. Ghent, June 1996.
9. D. Stroobandt and J. Van Campenhout, "Estimating interconnection lengths in three-dimensional computer systems," Proc. Synthesis and System Integration of Mixed Technologies, SASIMI '96, SASIMI Workshop, 2-10-33 Gamo, Joto-ku, Osaka, 536, Japan, pp.236-243, Nov. 1996.
10. F.T. Leighton and A.L. Rosenberg, "Three-dimensional circuit layouts," SIAM J. Computing, vol.15, no.3, pp.793-813, 1986.
11. R.C. Eden, "Capabilities of normal metal electrical interconnections for 3-D MCM electronic packaging," Op-toelectronics II, SPIE Proc. Series, vol.2153, pp.132-145, 1994.
12. J. Depreitere, H. Neefs, H. Van Marck, J. Van Campenhout, R. Baets, B. Dhoedt, H. Thienpont, and I. Veretennicoff, "An optoelectronic 3-D field programmable gate array," Field-Programmable Logic: Architectures, Synthesis and Applications, vol.849 of Lecture Notes in Computer Science, pp.352-360, Springer-Verlag, Sept. 1994.
13. B.S. Landman and R.L. Russo, "On a pin versus block relationship for partitions of logic graphs," IEEE Trans. Comput., vol.C-20, pp.1469-1479, 1971.
14. R.L. Russo, "On the tradeoff between logic performance and circuit-to-pin ratio for LSI," IEEE Trans. Comput., vol.C-21, pp. 147-153, 1972.
15. D. Stroobandt, H. Van Marck, and J. Van Campenhout, "On the use of generating polynomials for the representation of interconnection length distributions," Proc. 4th Intl. Workshop on Symbolic Methods and Applications in Circuit Design (SMACD'96), Katholieke Universiteit Leuven, Heverlee, Belgium, pp.70-78, Oct. 1996.
16. W.E. Donath, "Wire length distribution for placements of computer logic," IBM J. Research & Development, vol.25, pp.152-155, 1981.
17. S. Kirkpatrick, C.D. Gelatt, and M.P. Vecchi, "Optimization by simulated annealing," Science, vol.220, pp.671-680, 1983.
18. H. Van Marck, D. Stroobandt, and J. Van Campenhout, "Interconnection length distributions in 3-dimensional anisotropic systems," Proc. 13th IASTED Intl. Conf. on APPLIED INFORMATICS, pp.98-101, IASTED-ACTA Press, Anaheim * Calgary * Zurich, 1995.