Accurate Interconnection Length Estimations for Predictions Early in the Design Cycle

VLSI Design

Volumn 10, Issue 1, 1999, Pages 1-20

  Stroobandt, Dirk ^a   Van Campenhout, Jan ^a,b  

^a GHENT UNIVERSITY   (Belgium)

^b STANFORD UNIVERSITY   (United States)

Author keywords

Donath's hierarchical placement; Interconnection length estimates; Occupancy probability; Rent's rule

Indexed keywords

EID: 0012953740     PISSN: 1065514X     EISSN: None     Source Type: Journal    
DOI: 10.1155/1999/81698     Document Type: Article

References (28)

1. Donath, W. E. (1979). Placement and average interconnection lengths of computer logic. IEEE Trans. Circuits and Syst., CAS-26, 272-277.
2. Kurdahi, F. J. and Parker, A. C. (1989). Techniques for area estimation of VLSI layouts. IEEE Trans. Comput.-Aided Des., Integrated Circuits and Syst., 8, 81-92.
3. Stroobandt, D., Van Marck, H. and Van Campenhout, J., An accurate interconnection length estimation for computer logic. In: Proc. 6th Great Lakes Symp. on VLSI, pp. 50-55. IEEE Computer Society Press, March (1996).
4. Stroobandt, D., Analytical methods for a priori wire length estimates in computer systems, November 1998. Ph.D. Thesis (translated from Dutch), University of Ghent, Faculty of Applied Sciences.
5. Hagen, L., Kahng, A. B., Kurdahi, F. J. and Ramachandran, C., On the intrinsic Rent parameter and spectrabased partitioning methodologies. IEEE Trans. on Comput.-Aided Des., Integrated Circuits and Syst., 13(1), 27-37, January 1994.
6. Van Marck, H. and Van Campenhout, J. (1994). Modeling and evaluating optoelectronic architectures. In: Chen, R. T. and Neff, J. A. (Eds.), Optoelectronics II, volume 2153 of SPIE Proc. Series, pp. 307-314, SPIE.
7. Van Marck, H., Stroobandt, D. and Van Campenhout, J. (1995). Interconnection length distributions in 3-dimensional anisotropic systems. In: Hamza, M. H. (Ed.), Proc. 13th IASTED Intl. Conf. on APPLIED INFORMATICS, pp. 98-101. IASTED-ACTA Press.
8. Stroobandt, D. and Van Campenhout, J., Estimating interconnection lengths in three-dimensional computer systems. IEICE Trans. on Inf. and Syst., Special Issue on Synthesis and Verification of Hardware Design, E80-D(10), 1024-1031, October 1997.
9. Sutherland, I. E. and Oestreicher, D. (1972). How big should a printed circuit board be? IEEE Trans. on Comput., C-22, 537-542.
10. Donath, W. E. (1981). Wire length distribution for placements of computer logic. IBM J. of Research and Development, 25, 152-155.
11. Ferry, D. K. (1985). Interconnection lengths and VLSI. IEEE Circuits and Devices Magazine, 1, 39-42.
12. Gura, C. V. and Abraham, J. A. (1989). Average interconnection length and interconnection distribution based on Rent's rule. In: Proc. of the 26th Design Automation Conf., pp. 574-577.
13. Pedram, M. and Preas, B. (1989). Interconnection length estimation for optimized standard cell layouts. In: Proc. IEEE Intl. Conf. Comput.-Aided Des. (ICCAD-89), pp. 390-393.
14. Cotter, J. E. and Christie, P. (1991). The analytical form of the length distribution function of computer interconnections. IEEE Trans. Circuits and Syst., 38, 317-320.
15. Davis, J. A., De, V. K. and Meindl, J. D., A stochastic wire-length distribution for gigascale integration (GSI) -PART I: Derivation and validation. IEEE Trans. on Electron Devices, 45(3), 580-589, March 1998.
16. Stroobandt, D. and Kurdahi, F. J., On the characterization of multi-point nets in electronic designs. In: Bayoumi, M. A. and Jullien, G. (Eds.), Proc. of the 8th Great Lakes Symposium on VLSI, pp. 344-350. IEEE Computer Society Press, February 1998.
17. Stroobandt, D. and Kurdahi, F. J., An interconnection length estimation for multi-point nets. In: Proc. 16th IASTED Intl. Conf., APPLIED INFORMATICS (AI'98), Symp. A, "Computer Architecture and Systems", February 1998.
18. Stroobandt, D., Van Marck, H. and Van Campenhout, J., Estimating logic cell to I/O pad lengths in computer systems. In: Sasao, T. (Ed.), Proc. Workshop on Synthesis and System Integration of Mixed Technologies, SASI-MI'97, pp. 192-198. Insatsu, S. Osaka, Japan, December 1997.
19. Ozaktas, H. M., Paradigms of connectivity for computer circuits. Optical Engineering, 31(7), 1563-1567, July 1992.
20. Masaki, A. and Yamada, M., Equations for estimating wire length in various types of 2-D and 3-D system packaging structures. IEEE Trans. on Computers, Hybrids, and Manufacturing Technology, CHMT-10(2), 190-198, June 1987.
21. Landman, B. S. and Russo, R. L. (1971). On a pin versus block relationship for partitions of logic graphs. IEEE Trans. on Comput., C-20, 1469-1479.
22. Russo, R. L. (1972). On the tradeoff between logic performance and circuit-to-pin ratio for LSI. IEEE Trans. Comput., C-21, 147-153.
23. Wei, Y.-C. and Cheng, C.-K., Ratio cut partitioning for hierarchical designs. IEEE Trans. Comput.-Aided Des., Integrated Circuits and Syst., 10(7), 911-921, July 1991.
24. Van Marck, H., Stroobandt, D. and Van Campenhout, J. (1995). Towards an extension of Rent's rule for describing local variations in interconnection complexity. In: Bai, S., Fan, J. and Li, X. (Eds.), Proc. 4th Intl. Conf. for Young Computer Scientists, pp. 136-141. Peking University Press.
25. Stroobandt, D., Van Marck, H. and Van Campenhout, J., On the use of generating polynomials for the representation of interconnection length distributions. In: Gielen, G., Sansen, W. and Wambacq, P. (Eds.), Proc. 4th Intl. Workshop on Symbolic Methods and Applications in Circuit Design (SMACD '96), pp. 70-73. Katholieke Universiteit Leuven, October 1996.
26. Stroobandt, D., Improving Donath's technique for estimating the average interconnection length in computer logic. Technical Report DG 96-01, University of Ghent, Belgium, ELIS Department, June 1996. Available at http://www.elis.rug.ac.be/~dstr/dstr.html.
27. Kirkpatrick, S., Gelatt, C. D. and Vecchi, M. P. (1983). Optimization by simulated annealing. Science, 220, 671-680.
28. Stroobandt, D. and Kurdahi, F. J., On the characterization of multi-terminal nets in computer systems. Technical Report DG 97-07, University of Ghent, Belgium, ELIS Department, October 1997. Available at http://www.elis.rug.ac.be/~dstr/dstr.html.