GTX: The MARCO GSRC technology extrapolation system

Proceedings - Design Automation Conference

Volumn , Issue , 2000, Pages 693-698

  Caldwell, Andrew E ^a   Cao, Yu ^a,b   Kahng, Andrew B ^a   Koushanfar, Farinaz ^a   Lu, Hua ^a,c   Markov, Igor L ^a   Oliver, Michael ^a   Stroobandt, Dirk ^a,d   Sylvester, Dennis ^a,e  

^a Los Angeles   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

^c UCLA EE Department   (United States)

^d GHENT UNIVERSITY   (Belgium)

^e SYNOPSYS INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; EXPERT SYSTEMS; EXTRAPOLATION; GRAPHICAL USER INTERFACES; SEMICONDUCTOR DEVICE MODELS; SILICON ON INSULATOR TECHNOLOGY; VLSI CIRCUITS;

SOFTWARE PACKAGE HSPICE; TECHNOLOGY EXTRAPOLATION SYSTEM;

COMPUTER AIDED DESIGN;

EID: 0033720599     PISSN: 0738100X     EISSN: None     Source Type: Journal    
DOI: 10.1109/DAC.2000.855404     Document Type: Article

References (20)

1. A. B. Babichev O. B. Kadyrova T. P. Kashevarova A. S. Leshchenko A. L. Semenov UniCalc, A Novel Approach to Solving Systems of Algebraic Equations Interval Computations N2 29 47 1993
2. H. B. Bakoglu Circuits, Interconnections, and Packaging for VLSI 1990 Addison-Wesley 9
3. BSIM3SOI UC Berkeley
4. A. E. Caldwell Y. Cao A. B. Kahng F. Koushanfar H. Lu I. L. Markov M. Oliver D. Stroobandt D. Sylvester GTX: The MARCO GSRC Technology Extrapolation System March 2000 CSD-200006 UCLA CS Dept.
5. J. Cong D. Z. Pan Interconnect Delay Estimation Models for Synthesis and Design Planning ASP-DAC 97 100 ASP-DAC 1999
6. J. C. Eble V. K. De D. S. Wills J. D. Meindl A Generic System Simulator (GENESYS) for ASIC Technology and Architecture Beyond 2001 Proc. ASIC Conf. 193 196 Proc. ASIC Conf. 1996
7. P. D. Fisher R. Nesbitt The Test of Time: Clock-Cycle Estimation and Test Challenges for Future Microprocessors IEEE Circuits and Devices Magazine 14 2 37 44 1998
8. International Technology Roadmap for Semiconductors December 1999 Semiconductor Industry Association (SIA) http://www.itrs.net/
9. A. B. Kahng S. Muddu E. Sarto R. Sharma Interconnect Tuning Strategies for High-Performance ICs Proc. DATE Proc. DATE 1998
10. MARCO GSRC Technology Extrapolation Initiative http://vlsicad.cs.ucla.edu/GSRC/GTX/
11. K. Rahmat O. S. Nakagawa S.-Y. Oh J. Moll A Scaling Scheme for Interconnect in Deep-Submicron Processes Intl. Electron Devices Meeting. Technical Digest 245 248 Intl. Electron Devices Meeting. Technical Digest 1995
12. P. Raje A Framework for Insight into the Impact of Interconnect on 0.35-um VLSI Performance Hewlett-Packard J. 1 8 1995
13. S. Y. Reddy K. W. Fertig Design Sheet: A System for Exploring Design Space Proc. Artificial Intelligence in Design 347 366 Proc. Artificial Intelligence in Design 1996
14. Rensselaer Interconnect Performance Estimator (RIPE) http://latte.cie.rpi.edu/ripe.html
15. G. A. Sai-Halasz Performance Trends in High-Performance Processors Proc. IEEE 20 36 Jan. 1995
16. G. G. Shahidi Device and Circuit Design Issues in SOI Technology Proc. CICC 339 346 Proc. CICC 1998
17. D. Sylvester K. Keutzer Getting to the Bottom of Deep Submicron Proc. ICCAD 203 211 Proc. ICCAD 1998
18. D. Sylvester K. Keutzer System-Level Performance Modeling with BACPAC — Berkeley Advanced Chip Performance Calculator Proc. SLIP 109 114 Proc. SLIP 1999 http://www.eecs.berkeley.edu/dennis/bacpac/
19. Universal Technical Systems, Inc. http://www.uts.com
20. S. Takahashi M. Edahiro Y. Hayashi A New LSI Performance Prediction Model for Interconnection Analysis of Future LSIs Proc. ASP-DAC 51 56 Proc. ASP-DAC 1998