The interpretation and application of rent's rule

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 8, Issue 6, 2000, Pages 639-648

  Christie, Phillip ^a,b   Stroobandt, Dirk ^a,c  

^a IEEE   (United States)

^b UNIVERSITY OF DELAWARE   (United States)

^c GHENT UNIVERSITY   (Belgium)

Author keywords

Analysis; Clustering; Critical path; Gate array; GSI design; Partitioning

Indexed keywords

ELECTRIC NETWORK TOPOLOGY; GATES (TRANSISTOR); MATHEMATICAL MODELS; OPTIMIZATION; PERTURBATION TECHNIQUES; PROBABILITY DISTRIBUTIONS; STATISTICAL METHODS;

CRITICAL PATH; GATE ARRAY; RENT RULE;

INTEGRATED CIRCUIT LAYOUT;

EID: 0034459842     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.902258     Document Type: Article

References (34)

1. B. S. Landman and R. L. Russo, "On a pin versus block relationship for partitions of logic graphs," IEEE Trans. Comput., vol. C-20, pp. 1469-1479, 1971.
2. C. M. Fiduccia and R. M. Mattheyses, "A linear-time heuristic for improving network partitions," in Proc. 19th Design Automation Conf., 1982, pp. 175-181.
3. S. Kirkpatrick, C. D. Gelatt, and M. P. Vecchi, "Optimization by simulated annealing," Science, vol. 220, pp. 671-680, May 1983.
4. L. Hagen, A. B. Kahng, F. J. Kurdahi, and C. Ramachandran, "On the intrinsic Rent parameter and spectra-based partitioning methodologies," IEEE Trans. Computer-Aided Design, vol. 13, pp. 27-37, Jan. 1994.
5. J. A. Davis, V. K. De, and J. D. Meindl, "A stochastic wire-length distribution for gigascale integration (GSI) - Part I: Derivation and validation," IEEE Trans. Electron Devices, vol. 45, pp. 580-589, Mar. 1998.
6. T. Chiba, "Impact of the LSI on high-speed computer packaging," IEEE Trans. Comput., vol. C-27, pp. 319-325, 1978.
7. D. K. Ferry, "Interconnection lengths and VLSI," IEEE Circuits Devices Mag., vol. 1, pp. 39-42, 1985.
8. D. K. Ferry and E. W. Greenwich, Ultra Large Scale Integrated Microelectronics. Englewood Cliffs, NJ: Prentice-Hall, 1988.
9. H. B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI. Reading, MA: Addison-Wesley, 1990.
10. P. Christie, "Rent exponent prediction methods," IEEE Trans. VLSI, vol. 8, pp. 680-689, Dec. 2000.
11. H. B. Bakoglu and J. D. Meindl, "A system-level circuit model for multi-and single-chip CPU's," in Proc. IEEE ISSCC, 1987, pp. 308-309.
12. B. Geuskens, "Modeling the Influence of Multilevel Interconnect on Chip Performance," Ph.D. dissertation, Rensselaer Polytechnic Institute, Troy, NY, June 1997.
13. J. C. Eble, V. K. De, D. S. Wills, and J. D. Meindl, "A generic system simulator (GENESYS) for ASIC technology and architecture beyond 2001," in Proc. 9th Annu. IEEE Int. ASIC Conf., Sept. 1996, pp. 193-196.
14. D. Sylvester and K. Keutzer. System-level performance modeling with BACPAC - Berkeley advanced chip performance calculator, presented at Workshop Notes of the 1st Int. Workshop on System-Level Interconnect Prediction. [Online]. Available: http://www-device.eecs.berkeley.edu/∼dennis/bacpac
15. A. Caldwell, Y. Cao, A. B. Kahng, F. Koushanfar, H. Lu, I. Markov, M. Oliver, D. Stroobandt, and D. Sylvester. GTX: The MARCO GSRC technology extrapolation system, presented at ACM/IEEE Design Automation Conf. [Online]. Available: http://vlsicad.cs.ucla.edu/GSRC/GTX/
16. A. Masaki and M. Yamada, "Equations for estimating wire length in various types of 2-D and 3-D system packaging structures," IEEE Trans.Comp., Hybrids, Manuf. Technol., vol. CHMT-10, pp. 190-198, June 1987.
17. H. M. Ozaktas and J. Goodman, "Implications of interconnection theory for optical digital computing," Appl. Opt., vol. 31, pp. 5559-5567, 1992.
18. D. Stroobandt and J. Van Campenhout, "Estimating interconnection lengths in three-dimensional computer systems," IEICE Trans. Inf. & Syst., Special Issue on Synthesis and Verification of Hardware Design, vol. E80-D, pp. 1024-1031, Oct. 1997.
19. J. Van Campenhout, H. Van Marck, J. Depreitere, and J. Dambre, "Optoelectronic FPGAs," IEEE J. Select. Topics Quantum Electron., vol. 5, pp. 306-315, Mar./Apr. 1999.
20. H. Van Marck, M. Brunfaut, J. Dambre, H. Neefs, and J. Van Campenhout, "Design issues for three-dimensional optoelectronic architectures," in Proc. PIERS, vol. 3, A. Pnou, Ed., July 1998, p. 1064.
21. J. Darnauer and W. W. Dai, "A method for generating random circuits and its application to routability measurement," in Proc. 1996 ACM/SIGDA Int. Symp. Field Programmable Gate Arrays, Feb. 1996, pp. 66-72.
22. D. Stroobandt, P. Verplaetse, and J. Van Campenhout, "Toward synthetic benchmark circuits for evaluating timing-driven CAD tools," in Proc. 1999 Int. Symp. Physical Design. Monterey, CA, Apr. 1999, pp. 60-66.
23. R. Keyes, The Physics of VLSI Systems. Reading, MA: Addison-Wesley, 1987.
24. P. Christie, Clouds, Computers, and Complexity, Vol. 2 of Frontiers of Computer Systems Research, S. K. Tewksbury, Ed. New York: Plenum, 1991, ch. 4.
25. _, "A canonical ensemble analysis of interconnect limited systems," in Proc. IEEE Int. Symp. Circuits and Systems, June 1991, pp. 2108-2111.
26. D. Stroobandt and J. Van Campenhout, "Accurate interconnection length estimations for predictions early in the design cycle," VLSI DESIGN, vol. 10, pp. 1-20, June 1999.
27. D. Stroobandt, "Analytical Methods for a Priori Wire Length Estimates in Computer Systems," Ph.D. dissertation, University of Ghent, Faculty of Applied Sciences, Nov. 1998. (translated from Dutch).
28. P. Zarkesh-Ha, J. A. Davis, and J. D. Meindl, "Prediction of interconnect fan-out distribution using Rent's rule," in Proc. Int. Workshop System Level Interconnect Prediction, Apr. 2000, pp. 107-112.
29. W. E. Donath, "Wire length distribution for placements of computer logic," IBM J. Res. Develop., vol. 25, pp. 152-155, 1981.
30. J. E. Cotter and P. Christie, "The analytical form of the length distribution function of computer interconnections," IEEE Trans. Circuits Syst., vol. 38, pp. 317-320, 1991.
31. D. Stroobandt and H. Van Marck, "Efficient representation of interconnect length distributions using generating polynomials," in Proc. Int. Workshop System Level Interconnect Prediction, Apr. 2000, pp. 99-105.
32. W. E. Donath, "Equivalence of memory to 'random logic'," IBM J. Res. Develop., vol. 18, pp. 401-407, 1974.
33. M. Feuer, "Connectivity of random logic," IEEE Trans. Comput., vol. C-31, pp. 29-33, 1982.
34. W. E. Donath, "Placement and average interconnection lengths of computer logic," IEEE Trans. Circuits Syst., vol. CAS-26, pp. 272-277, 1979.