Efficient extra material critical area algorithms

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 18, Issue 10, 1999, Pages 1480-1486

  Allan, Gerard A ^a   Wallon, Anthony J ^a  

^a UNIVERSITY OF EDINBURGH   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTATIONAL METHODS;

CRITICAL AREA ALGORITHMS;

INTEGRATED CIRCUIT LAYOUT;

EID: 0033357391     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.790624     Document Type: Article

References (26)

1. A.V. Ferris-Prabhu, "Modeling of critical area in yield forecasts," IEEE J. Solid-State Circuits, vol. SC-20, pp. 874-880, Aug. 1985.
2. J.K. Khare, D.B.I. Feltham, and W. Maly, "Accurate estimation of defect-related yield loss in reconfigurable VLSI," IEEE J. Solid-State Circuits, vol. 28, pp. 146-156, Feb. 1993.
3. G.A. Allan, A.J. Walton, and R.J. Holwill, "A yield improvement technique for 1C layout using local design rules," IEEE Trans. ComputerAided Design, vol. 11, pp. 1355-1362, Nov. 1992.
4. P. Nigh and W. Maly, "Layout-driven test generation," in Proc. IEEE Int. Conf. Computer-Aided Design, Santa Clara, CA, Nov. 1989, pp. 154-157.
5. H. Xue, C. Di, and J.A.G. Jess, "A net-oriented method for realistic fault analysis," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, 1993, pp. 78-83.
6. A.R. Dalai, P.D. Franzon, and M.J. Lorenzetti, "A layout-driven yield predictor and fault generator for VLSI," IEEE Trans. Semiconduct. Manufact., vol. 6, pp. 77-82, Feb. 1993.
7. J.P. Shen, W. Maly, and F.J. Ferguson, "Inductive fault analysis of MOS integrated circuits," IEEE Design Test Comput., Mag., pp. 13-26, Dec. 1985
8. H. Walker, "VLASIC: A catastrophic fault yield simulator for inte-grated circuits," IEEE Trans. Computer-Aided Design, vol. CAD-5, pp. 541-556, Oct. 1986.
9. S. Gandemer, B.C. Tremintin, and J.-J. Chariot, "Critical area and critical levels calculation in 1C yield modeling," IEEE Trans. Electron Devices, vol. 35, pp. 158-166, Feb. 1988.
10. J. Pineda de Gyvez, "1C defect sensitivity for footprint-type spot defects," IEEE Trans. Computer-Aided Design, vol. 11, pp. 638-659, May 1992.
11. G.A. Allan and A.J. Walton, "Critical area extraction for soft fault estimation," IEEE Trans. Semiconduct. Manufact., vol. 11, pp. 146-154, Feb. 1998
12. J. O'Rourke, Computational Geometry in C. Cambridge, MA: Cambridge Univ. Press, 1994.
13. G.A. Allan and A.J. Walton, "Efficient critical area estimation for arbitrary defect shapes," in Proc. IEEE Int. Symp. Defect and Fault Tolerance in VLSI Systems, Paris, France, Oct. 1997, pp. 20-28.
14. U. Lauther, "An O(N log N) algorithm for Boolean mask operations," in Proc. ACM/IEEE 18th Design Automation Conf., Nashville, TN, June 1981, pp. 555-560.
15. J.L. Bentley and T.A. Ottmann, "Algorithms for reporting and counting geometric intersections," IEEE Trans. Comput., vol. C-28, pp. 643-647, Sept. 1979.
16. M.J. Lorenzetti, P. Magill, A. Dalai, and P. Franzon, "MeYield: A CAD tool for functional yield projections for VLSI," in Proc. IEEE Workshop Defect and Fault Tolerance in VLSI Systems, Grenoble, France, Nov. 1990, pp. 100-110.
17. G.A. Allan and A.J. Walton, "Hierarchical critical area extraction with the EYE tool," in Proc. IEEE Workshop Defect and Fault Tolerance in VLSI Systems, Lafayette, LA, Nov. 1995, pp. 28-36.
18. P.K. Nag and W. Maly, "Hierarchical extraction of critical area for shorts in very large scale IC's," in Proc. IEEE Workshop Defect and Fault Tolerance in VLSI Systems, Lafayette, LA, Nov. 1995, pp. 19-27.
19. _, "In oral presentation of: Hierarchical extraction of critical area for shorts in very large scale IC's," in Proc. IEEE Workshop Defect and Fault Tolerance in VLSI Systems, Lafayette, LA, Nov. 1995, pp. 19-27.
20. G.A. Allan and A.J. Walton, "Yield prediction for ULSI," in Proc. VLSI Multilevel Metal Interconnection Conf., Santa Clara, CA, June 1996, pp. 207-212.
21. G.A. Allan and A.J. Wallon, "Yield prediction by sampling with the EYES tool," in Proc. IEEE Int. Symp. Defect and Fault Tolerance in VLSI Systems, Boston, MA, Nov. 1996, pp. 39-7.
22. F. Duvivier and G.A. Allan, "Application of a survey sampling critical area computation tool in a manufacturing environment," in Proc. IEEE Int. Symp. Defect and Fault Tolerance in VLSI Systems, Boston, MA, Nov. 1996, pp. 48-52.
23. G.J. Gaston and G.A. Allan, "Yield prediction using calibrated critical area modeling," in Proc. IEEE Int. Conf. Microelectronic Test Structures, Mar. 1997, pp. 7-10.
24. S. Levasseur and F. Duvivier, "Application of a yield model merging critical areas and defectivity data to industrial products," in Proc. IEEE Int. Symp. Defect and Fault Tolerance in VLSI Systems, Paris, France, Oct. 1997, pp. 11-19.
25. Z. Chen and I. Koren, "A yield study of VLSI adders," in Proc. IEEE Workshop Defect and Fault Tolerance in VLSI Systems, Montreal, P.Q., Canada, Oct. 1994, pp. 239-245.
26. G.A. Allan, EYE: User Manual, Elect. Eng. Dept., Univ. Edinburgh, Edinburgh, Scotland, U.K., 1995.