Applicability of well-established memristive models for simulations of resistive switching devices

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 61, Issue 8, 2014, Pages 2402-2410

  Linn, Eike ^a   Siemon, Anne ^a   Waser, Rainer ^b   Menzel, Stephan ^b  

^a RWTH AACHEN UNIVERSITY   (Germany)

^b FORSCHUNGSZENTRUM JÜLICH   (Germany)

Author keywords

Complementary resistive switch; memristive system; memristor; modeling; ReRAM; resistive switching; SPICE

Indexed keywords

DYNAMICAL SYSTEMS; FUNCTION EVALUATION; MEMRISTORS; MODELS; RRAM; SPICE; SWITCHES; SWITCHING;

COMPLEMENTARY RESISTIVE SWITCHES; EVALUATION CRITERIA; MEMRISTIVE SYSTEMS; MEMRISTOR; PHYSICS-BASED MODELING; RESISTIVE SWITCHING; RESISTIVE SWITCHING DEVICES; SWITCHING KINETICS;

PREDICTIVE ANALYTICS;

EID: 84905385182     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2014.2332261     Document Type: Article

References (49)

1. ITRS, The International Technology Roadmap for Semiconductors-ITRS 2011 Edition, 2011.
2. J. J. Yang, D. B. Strukov, and D. R. Stewart, "Memristive devices for computing," Nat. Nanotechnol., vol. 8, pp. 13-24, 2013.
3. M. Di Ventra and Y. V. Pershin, "The parallel approach," Nat. Phys., vol. 9, pp. 200-202, 2013.
4. I. Valov, R. Waser, J. R. Jameson, and M. N. Kozicki, "Electrochemical metallization memories-fundamentals, applications, prospects," Nanotechnology, vol. 22, p. 254003, 2011.
5. R. Waser, R. Dittmann, G. Staikov, and K. Szot, "Redox-based resistive switching memories-nanoionic mechanisms, prospects, challenges," Adv. Mater., vol. 21, pp. 2632-2663, 2009.
6. L. O. Chua and S. M. Kang, "Memristive devices and systems," Proc. IEEE, vol. 64, pp. 209-223, 1976.
7. D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing memristor found," Nature, vol. 453, pp. 80-83, 2008. (Pubitemid 351630336)
8. L. O. Chua, "Memristor-the missing circuit element," IEEE Trans. Circuit Theory, vol. CT-18, pp. 507-519, 1971.
9. L. O. Chua, "Resistance switching memories are memristors," Appl. Phys. A-Mater. Sci. Process., vol. 102, pp. 765-783, 2011.
10. K. Szot,M. Rogala, W. Speier, Z. Klusek, A. Besmehn, and R. Waser, " TiO-A prototypical memristive material," Nanotechnology, vol. 22, p. 254001, 2011.
11. J. Borghetti, G. S. Snider, P. J. Kuekes, J. J. Yang, D. R. Stewart, and R. S. Williams, "Memristive switches enable stateful logic operations via material implication," Nature, vol. 464, pp. 873-876, 2010.
12. H. Kim, M. Pd. Sah, C. Yang, T. Roska, and L. O. Chua, "Memristor bridge synapses," Proc. IEEE, vol. 100, no. 6, pp. 2061-2070, Jun. 2012.
13. Y. V. Pershin and M. Di Ventra, "Solving mazes with memristors: A massively parallel approach," Phys. Rev. E: Stat. Nonlinear Soft Matter Phys., vol. 84, p. 46703, 2011.
14. F. Corinto, A. Ascoli, and M. Gilli, "Analysis of current-voltage characteristics for memristive elements in pattern recognition systems," Int. J. Circuit Theory Appl., vol. 40, pp. 1277-1320, 2012.
15. S. Benderli and T. A. Wey, "On SPICE macromodelling of TiO memristors," Electron. Lett., vol. 45, pp. 377-379, 2009.
16. Y. N. Joglekar and S. J. Wolf, "The elusive memristor: Properties of basic electrical circuits," Eur. J. Phys., vol. 30, pp. 661-675, 2009.
17. Z. Biolek, D. Biolek, and V. Biolkova, "SPICE model of memristor with nonlinear dopant drift," Radioengineering, vol. 18, pp. 210-214, 2009.
18. S. Shin, K. Kim, and S. M. Kang, "Compact models for memristors based on charge-flux constitutive relationships," IEEE Trans. Comput-Aided Des. Integr.Circuits Sys, vol. 29, no. 4, pp. 590-598, Apr. 2010.
19. T. Prodromakis, B. P. Peh, C. Papavassiliou, and C. Toumazou, "A versatile memristor model with nonlinear dopant kinetics," IEEE Trans. Electron Devices, vol. 58, no. 9, pp. 3099-3105, Sep. 2011.
20. F. Corinto and A. Ascoli, "A boundary condition-based approach to the modeling of memristor nanostructures," IEEE Trans. Circuits Syst. I: Reg. Papers, vol. 59, no. 11, pp. 2713-2726, Nov. 2012.
21. A. Ascoli, F. Corinto, V. Senger, and R. Tetzlaff, "Memristor model comparison," IEEE Circuits Syst. Mag., vol. 13, no. 2, pp. 89-105, 2nd quarter 2013.
22. R. K. Budhathoki, M. P. Sah, S. P. Adhikari, H. Kim, and L. Chua, "Composite behavior of multiple memristor circuits," IEEE Trans. Circuits Syst. I: Reg. Papers, vol. 60, no. 10, pp. 2688-2700, Oct. 2013.
23. M. D. Pickett, D. B. Strukov, J. L. Borghetti, J. J. Yang, G. S. Snider, D. R. Stewart, and R. S. Williams, "Switching dynamics in titanium dioxide memristive devices," J. Appl. Phys., vol. 106, p. 074508, 2009.
24. H. Abdalla and M. D. Pickett, "SPICE modeling of memristors," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), 2011, pp. 1832-1835.
25. R. S. Williams, M. D. Pickett, and J. P. Strachan, "Physics-based memristor models," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), 2013, pp. 217-220.
26. M. Laiho, E. Lehtonen, A. Russel, and P.Dudek, "Memristive synapses are becoming reality," Neuromorphic Eng., 2010.
27. T. Chang, S.-H. Jo, K.-H. Kim, P. Sheridan, S. Gaba, and W. Lu, "Synaptic behaviors and modeling of a metal oxide memristive device," Appl. Phys. A-Mater. Sci. Process., vol. 102, pp. 857-863, 2011.
28. S. Kvatinsky, E. G. Friedman, A. Kolodny, and U. C.Weiser, "TEAM: ThrEshold adaptive memristor model," IEEE Trans. Circuits Syst. I: Reg. Papers, vol. 60, no. 1, pp. 211-221, Jan. 2013.
29. C. Yakopcic, T. M. Taha, G. Subramanyam, and R. E. Pino, "Generalized memristive device SPICE model and its application in circuit design," IEEE Trans. Comput.-Aided Des. Integrated Circuits Syst., vol. 32, no. 8, pp. 1201-1214, Aug. 2013.
30. C. Yakopcic, T. M. Taha, G. Subramanyam, and R. E. Pino, Advances in Neuromorphic Memristor Science and Applications-Memristor SPICE Modeling. New York, NY, USA: Springer, 2012, pp. 211-244.
31. J. Mustafa and R. Waser, "A novel reference scheme for reading passive resistive crossbar memories," IEEE Trans. Nanotechnol., vol. 5, no. 6, pp. 687-691, Nov. 2006. (Pubitemid 44837050)
32. R. E. Pino, J. W. Bohl, N. McDonald, B. Wysocki, P. Rozwood, K. A. Campbell, A. Oblea, and A. Timilsina, "Compact method for modeling and simulation of memristor devices: Ion conductor chalcogenide-based memristor devices," in Proc. IEEE/ACM Int. Symp. Nanoscale Architectures, 2010, pp. 1-4.
33. S. Schmelzer, E. Linn, U. Böttger, and R. Waser, "Uniform complementary resistive switching in tantalum oxide using current sweeps," IEEE Electron Device Lett., vol. 34, no. 1, pp. 114-116, Jan. 2013.
34. S. Menzel, M. Waters, A. Marchewka, U. Böttger, R. Dittmann, and R. Waser, "Origin of the ultra-nonlinear switching kinetics in oxide-based resistive switches," Adv. Funct. Mater., vol. 21, pp. 4487-4492, 2011.
35. Y. Nishi, S. Schmelzer, U. Böttger, and R. Waser, "Weibull analysis of the kinetics of resistive switches based on tantalum oxide thin films," in Proc. 43rd Eur. Solid-State Device Research Conf. (ESSDERC), 2013, pp. 174-177.
36. S. Yu, Y. Wu, and H. Wong, "Investigating the switching dynamics and multilevel capability of bipolar metal oxide resistive switching memory," Appl. Phys. Lett., vol. 98, p. 103514, 2011.
37. F. Alibart, L. Gao, B. D. Hoskins, and D. B. Strukov, "High precision tuning of state for memristive devices by adaptable variation-tolerant algorithm," Nanotechnology, vol. 23, p. 75201, 2012.
38. E. Linn, R. Rosezin, C. Kügeler, and R. Waser, "Complementary resistive switches for passive nanocrossbar memories," Nat. Mater., vol. 9, pp. 403-406, 2010.
39. M. J. Lee, C. B. Lee, D. Lee, S. R. Lee, M. Chang, J. H. Hur, Y. B. Kim, C. J. Kim, D. H. Seo, S. Seo, U. I. Chung, I. K. Yoo, and K. Kim, "A fast, high-endurance and scalable non-volatile memory device made from asymmetric Ta TaO bilayer structures," Nat. Mater., vol. 10, pp. 625-630, 2011.
40. E. Linn, S. Menzel, R. Rosezin, U. Böttger, R. Bruchhaus, and R. Waser, Nanoelectronic Device Applications Handbook: Modeling of Complementary Resistive Switches. Boca Raton, FL, USA: CRC Press, 2013.
41. D. Biolek, Z. Biolek, and V. Biolkova, "Pinched hysteretic loops of ideal memristors, memcapacitors and meminductors must be 'self-crossing'," Electron. Lett., vol. 47, pp. 1385-1387, 2011.
42. E. Linn, S. Menzel, R. Rosezin, U. Böttger, R. Bruchhaus, and R. Waser, "Modeling complementary resistive switches by nonlinear memristive systems," in Proc. 11th IEEE Conf. Nanotechnology, 2011, pp. 1474-1478.
43. Y. Ho, G.M. Huang, and P. Li, "Dynamical properties and design analysis for nonvolatile memristor memories," IEEE Trans. Circuits Syst. I: Reg. Papers, vol. 58, no. 4, pp. 724-736, Apr. 2011.
44. J. J. Yang, M. D. Pickett, X. Li, D. A. A. Ohlberg, D. R. Stewart, and R. S. Williams, "Memristive switching mechanism for metal/oxide/metal nanodevices," Nat. Nanotechnol., vol. 3, p. 429, 2008.
45. S. Menzel, S. Tappertzhofen, R. Waser, and I. Valov, "Switching kinetics of electrochemical metallization memory cells," Phys. Chem. Chem. Phys., vol. 15, pp. 6945-6952, 2013.
46. S.H. Jo, T. Chang, I. Ebong, B.B. Bhadviya, P.Mazumder, andW.Lu, "Nanoscale memristor device as synapse in neuromorphic systems," Nano Lett., vol. 10, pp. 1297-1301, 2010.
47. E. Linn, S. Menzel, S. Ferch, and R. Waser, "Compact modeling of CRS devices based on ECM cells for memory, logic and neuromorphic applications," Nanotechnology, vol. 24, p. 384008, 2013.
48. S. Menzel, U. Böttger, and R. Waser, "Simulation of multilevel switching in electrochemical metallization memory cells," J. Appl. Phys., vol. 111, p. 014501, 2012.
49. A. Heittmann and T. G. Noll, "Modeling variability and irreproducibility of nanoelectronic resistive switches for circuit simulation," in Proc. 18th Asia and South Pacific Design Automation Conf. (ASP-DAC), 2013, pp. 503-508.