Generalized memristive device SPICE model and its application in circuit design

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 32, Issue 8, 2013, Pages 1201-1214

  Yakopcic, Chris ^a   Taha, Tarek M ^a   Subramanyam, Guru ^a   Pino, Robinson E ^a  

^a UNIVERSITY OF DAYTON   (United States)

Author keywords

Device; memristor; model; SPICE; variation

Indexed keywords

CIRCUIT PERFORMANCE; CONVERGENCE ERRORS; DEVICE; DEVICE CHARACTERIZATION; DEVICE VARIATIONS; ITS APPLICATIONS; MEMRISTOR; VARIATION;

INTEGRATED CIRCUIT MANUFACTURE; MODELS; PASSIVE FILTERS; SPICE;

MEMRISTORS;

EID: 84880865494     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2013.2252057     Document Type: Article

References (41)

1. L. O. Chua "Memristor - The missing circuit element," IEEE Trans. Circuit Theory, vol. 18, no. 5, pp. 507-519, Sep. 1971.
2. D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing memristor found," Nature, vol. 453, no. 7191, pp. 80-83, May 2008. (Pubitemid 351630336)
3. R. Williams, "How we found the missing memristor," IEEE Spectr., vol. 45, no. 12, pp. 28-35, Dec. 2008.
4. A. S. Oblea, A. Timilsina, D. Moore, and K. A. Campbell, "Silver chalcogenide based memristor devices," in Proc. Int. J. Comp. Netw., Oct. 2010, pp. 1-3.
5. J. J. Yang, M. D. Pickett, X. Li, D. A. A. Ohlberg, D. R. Stewart, and R. S. Williams, "Memristive switching mechanism for metal/oxide/metal nanodevices," Nat. Nanotechnol., vol. 3, pp. 429-433, Jun. 2008.
6. F. Miao, J. P. Strachan, J. J. Yang, M.-X. Zhang, I. Goldfarb, A. C. Torrezan, P. Eschbach, R. D. Kelley, G. Medeiros-Ribeiro, and R. S. Williams, "Anatomy of a nanoscale conduction channel reveals the mechanism of a high-performance memristor," Adv. Mater., vol. 23, no. 47, pp. 5633-5640, Nov. 2011.
7. S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, and W. Lu, "Nanoscale memristor device as synapse in neuromorphic systems," Nano Letters, vol. 10, pp. 1297-1301, Mar. 2010.
8. K. Miller, K. S. Nalwa, A. Bergerud, N. M. Neihart, and S. Chaudhary, "Memristive behavior in thin anodic titania," IEEE Electron Device Lett., vol. 31. no. 7, pp. 737-739, Jul. 2010.
9. K. Miller, "Fabrication and modeling of thin-film anodic titania memristors," Master's Thesis, Iowa State Univ., Electrical and Computer Engineering (VLSI), Ames, Iowa, 2010.
10. Y. N. Joglekar and S. J. Wolf, "The elusive memristor: Properties of basic electrical circuits," Eur. J. Phys., vol. 30, no. 661, pp. 661-675, 2009.
11. M. Laiho, E. Lehtonen, A. Russel, and P. Dudek, "Memristive synapses are becoming a reality," Neuromorhic Eng., pp. 1-3, Nov. 2010.
12. R. E. Pino, J. W. Bohl, N. McDonald, B. Wysocki, P. Rozwood, K. A. Campbell, A. Oblea, and A. Timilsina, "Compact method for modeling and simulation of memristor devices: Ion conductor chalcogenidebased memristor devices," in Proc. IEEE/ACM Int. Symp. Nanoscale Architectures, Jun. 2010, pp. 1-4.
13. C. Yakopcic, T. M. Taha, G. Subramanyam, R. E. Pino, and S. Rogers, "A memristor device model," IEEE Electron Device Lett.s, vol. 32, no. 10, pp. 1436-1438, Oct. 2011.
14. Z. Biolek, D. Biolek, and V. Biolkov'a, "Spice model of memristor with nonlinear dopant drift," Radioengineering, vol. 18, no. 2, pp. 210-214, 2009.
15. E. Lehtonen and M. Laiho, "CNN using memristors for neighborhood connections," Feb. 2010, pp. 1-4.
16. D. Batas and H. Fiedler, "A memristor SPICE implementation and a new approach for magnetic flux-controlled memristor modeling," IEEE Trans. Nanotechnol., vol. 10, no. 2, Mar. 2011.
17. A. Rak and G. Cserey, "Macromodeling of the memristor in spice," IEEE Trans. Computer Aided Des. Integr. Circuits Syst., vol. 29, no. 4, pp. 632-636, Apr. 2010.
18. S. Benderli and T. Wey, "On SPICE macromodelling of TiO2 memristors," Electron. Lett., vol. 45, no. 7, pp. 377-379, 2009.
19. M. Mahvash and A. C. Parker, "A memristor SPICE model for designing memristor circuits," in Proc. IEEE Int. Midwest Symp. Circuits Syst. Aug. 1-4, 2010, pp. 989-992.
20. T. Chang, S. H. Jo, K. H. Kim, P. Sheridan, S. Gaba, and W. Lu, "Synaptic behaviors and modeling of a metal oxide memristor device," Appl. Phys. A, vol. 102, no. 4, pp. 857-863, Feb. 2011.
21. H. Abdalla and M. D. Pickett, "SPICE modeling of memristors," in Proc. ISCAS, 2011, pp. 1832-1835 .
22. I. Abraham, S. Kaya, and G. Pennington, "A closed form memristor SPICE model and oscillator," in Proc. IEEE MWSCAS, Aug. 2012, pp. 1192-1195.
23. Y. Shang, W. Fei, and H. Yu, "Analysis and modeling of internal state variables for dynamic effects of nonvolatile memory devices," in Proc. IEEE TCAS, vol. 59, no. 9. Sep. 2012, pp. 1906-1918
24. S. Kvatinsky, E. G. Friedman, A. Kolodny, and U. C. Weiser, "TEAM: ThrEshold adaptive memristor model, " in Proc. IEEE TCAS, vol. 60, no. 1, pp. 211-221, 2012.
25. C. Yakopcic, T. M. Taha, G. Subramanyam, E. Shin, P. T. Murray, and S. Rogers, "Memristor-based pattern recognition for image processing: An adaptive coded aperture imaging and sensing opportunity," in Proc. SPIE Adaptive Coded Aperture Imag. Non-Imag. Sens., vol. 7818. 2010, p. 78180E.
26. J. G. Simmons, "Generalized formula for the electric tunnel effect between similar electrodes separated by a thin insulating film," J. Appl. Phys., vol. 34, no. 6, p. 16, 1963.
27. M. D. Pickett, D. B. Strukov, J. L. Borghetti, J. J. Yang, G. S. Snider, D. R. Stewart, and R. S. Williams, "Switching dynamics in titanium dioxide memristive devices," J. Appl. Phys., vol. 106, no. 7, p. 074508, 2009.
28. S. H. Jo and W. Lu, "CMOS compatible nanoscale nonvolatile resistance switching memory," Nano Lett., vol. 8, no. 2, pp. 392-397, Jan. 2008. (Pubitemid 351345988)
29. K. W. Zhang, S. B. Long, Q. Liu, H. B. LU, Y. T. Li, Y. Wang, W. T. Lian, M. Wang, S. Zhang, and M. Liu, "Progress in rectifying-based RRAM passive crossbar array," Sci. China Technol. Sci., vol. 54, pp. 1-8, Apr. 2011.
30. C. Yakopcic, T. M. Taha, G. Subramanyam, and S. Rogers, "Multiple memristor read and write circuit for neuromorphic applications," in Proc. Int. Joint Conf. Neural Netw., 2011, pp. 2676-2682 .
31. D. Niu, Y. Chen, C. Xu, and Y. Xie, "Impact of process variations on emerging Memristor," in Proc. 47th Proc. ACM/IEEE Des. Automation Conf., 2010, pp. 877-882.
32. K.-H. Jo, C.-M. Jung, K.-S. Min, and S-M. Kang, "Self-adaptive write circuit for low-power and variation-tolerant memristor," IEEE Trans. Nanotechnol., vol. 9, no. 6, pp. 675-678, Nov. 2010.
33. H. Manem, G. S. Rose, X. He, and W. Wang, "Design considerations for variation tolerant multilevel CMOS/Nano memristor memory," in Proc. 20th Symp. VLSI GLSVLSI, 2010, pp. 287-292.
34. J. Rajendran, Maenm, R. Karri, and G. S. Rose, "An approach to tolerate process related variations in memristor-based applications," in Proc. 24th Int. Conf. VLSI Des., 2011, pp. 18-23.
35. G. S. Rose, Y. Yao, J. M. Tour, A. C. Cabe, N. Gergel-Hackett, N. Majumdar, J. C. Bean, L. R. Harriott, and M. Stan. "Designing CMOS/molecular memories while considering device parameter variations," ACM J. Emerging Technol. Comput. Syst., vol. 3, no. 1, pp. 1-24, Apr. 2007.
36. M. Hu, H. Li, Y. Chen, X. Wang, and R. E. Pino, "Geometry variations analysis of TiO2 Thin-Film and Spintronic Memristors," in Proc. 16th Asia South Pacific Des. Automation Conf., 2011, pp. 25-30.
37. D. Chabi, W. Zhao, D. Querlioz, and J.-O. Klein, "Robust neural logic block (NLB) based on memristor crossbar array," IEEE/ACM ISNA, pp. 137-143, (2011).
38. D. Querlioz, O. Bichler, and C. Gamrat, "Simulation of a memristorbased spiking neural network immune to device variations," in Proc. Int. Joint Conf. Neural Netw., 2011, pp. 1775-1781.
39. LTspice IV, Linear Technology [Online]. Available: http://www.linear. com/ltspice/ (2012).
40. W. Lu, K.-H. Kim, T. Chang, and S. Gaba, "Two-terminal resistive switches (memristors) for memory and logic applications," in Proc. 16th Asia South Pacific Des. Automation Conf., 2011, pp. 217-223.
41. G. S. Snider, "Cortical Computing with Memristive Nanodevices," in Proc. SciDAC Review, vol 1, no. 10, pp. 58-65, 2008.