Design options for optical ring interconnect in future client devices

ACM Journal on Emerging Technologies in Computing Systems

Volumn 10, Issue 4, 2014, Pages

  Grani, Paolo ^a   Bartolini, Sandro ^a  

^a UNIVERSITY OF SIENA   (Italy)

Author keywords

Hybrid electro optical network; Low power; On chip optical interconnection; Tiled chip multiprocessors

Indexed keywords

ENERGY UTILIZATION; MICROPROCESSOR CHIPS;

CHIP MULTI-PROCESSORS (CMPS); CHIP MULTIPROCESSOR; CONFLICT-FREE ACCESS; LOW POWER; MANAGEMENT STRATEGIES; ON CHIPS; ON-CHIP INTERCONNECTION; PERFORMANCE BENEFITS;

LOW POWER ELECTRONICS;

EID: 84901486080     PISSN: 15504832     EISSN: 15504840     Source Type: Journal    
DOI: 10.1145/2602155     Document Type: Article

References (40)

1. AMD. 2013. AMD Opteron 6000 Series Platform. http://www.amd.com/US/ PRODUCTS/SERVER/ PROCESSORS/6000-SERIES-PLATFORM/Pages/6000-series-platform. aspx.
2. Shirish Bahirat and Sudeep Pasricha. 2009. Exploring hybrid photonic networks-on-chip for emerging chip multiprocessors. In Proceedings of the 7th IEEE/ACM International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'09). ACM, New York, 129-136.
3. S. Bahirat and S. Pasricha. 2012. A particle swarm optimization approach for synthesizing applicationspecific hybrid photonic networks-on-chip. In Proceedings of the 13th International Symposium on Quality Electronic Design. 78-83.
4. Kaustav Banerjee, Amit Mehrotra, Alberto Sangiovanni-Vincentelli, and Chenming Hu. 1999. On thermal effects in deep sub-micron VLSI interconnects. In Proceedings of the Design Automation Conference. ACM, New York, 885-891.
5. Nick Barrow-Williams, Christian Fensch, and Simon Moore. 2009. A communication characterisation of Splash-2 and Parsec. In Proceedings of the IEEE International Symposium onWorkload Characterization (IISWC'09). IEEE, 86-97.
6. Sandro Bartolini and Paolo Grani. 2012. A simple on-chip optical interconnection for improving performance of coherency traffic in CMPs. In Proceedings of the 15th Euromicro Digital System Design Conference.
7. Sandro Bartolini and Paolo Grani. 2013. Co-tuning of a hybrid electronic-optical network for reducing energy consumption in embedded CMPs. In Proceedings of the 1st International Workshop on Manycore Embedded Systems (MES'13). ACM, New York, 9-16.
8. C. Batten, A. Joshi, V. Stojanovic, and K. Asanovic. 2012. Designing chip-level nanophotonic interconnection networks. IEEE J. Emerging Sel. Top. Circuits Syst. 2, 2.
9. Aleksandr Biberman and Keren Bergman. 2012. Optical interconnection networks for high-performance computing systems. Rep. Prog. Phys. 75, 4, 046402.
10. M. Briere, B. Girodias, Y. Bouchebaba, G. Nicolescu, F. Mieyeville, F. Gaffiot, and I. O'Connor. 2007. System level assessment of an optical NoC in an MPSoC platform. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'07). EDA Consortium, San Jose, CA, 1084-1089. (Pubitemid 47334104)
11. Johnnie Chan and Keren Bergman. 2012. Photonic interconnection network architectures using wavelengthselective spatial routing for chip-scale communications. J. Opt. Commun. Netw. 4, 3, 189-201.
12. Hossein Falaki, Ratul Mahajan, Srikanth Kandula, Dimitrios Lymberopoulos, Ramesh Govindan, and Deborah Estrin. 2010. Diversity in smart phone usage. In Proceedings of the 8th International Conference on Mobile Systems, Applications, and Services (MobiSys'10). ACM, New York, 179-194.
13. Hubertus Franke, Matthew Kirkwood, and Rusty Russell. 2002. Fuss, futexes and furwocks: Fast user-level locking in Linux. In Proceedings of the Ottawa Linux Summit.
14. J. W. Goodman, F. J. Leonberger, S. Y. Kung, and R. A. Athale. 1984. Optical interconnections for VLSI systems. Proc. IEEE 72, 850-866.
15. Gilbert Hendry, Shoaib Kamil, Aleksandr Biberman, Johnnie Chan, Benjamin G. Lee, Marghoob Mohiyuddin, Ankit Jain, Keren Bergman, Luca P. Carloni, John Kubiatowicz, Leonid Oliker, and John Shalf. 2009. Analysis of photonic networks for a chip multiprocessor using scientific applications. In Proceedings of the 3rd ACM/IEEE International Symposium on Networks-on-Chip (NOCS'09). IEEE, 104-113.
16. ITRS. 2011. International Technology Roadmap for Semiconductors - Interconnection. A. B. Kahng, Bin Li, Li-Shiuan Peh, and K. Samadi. 2012. ORION 2.0: A power-area simulator for interconnection networks. IEEE Trans. VLSI 20, 1, 191-196.
17. Changkyu Kim, Doug Burger, and Stephen W. Keckler. 2002. An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches. SIGOPS Oper. Syst. Rev. 36, 5, 211-222. (Pubitemid 44892235)
18. Somayyeh Koohi, Alireza Shafaei, and Shaahin Hessabi. 2011. An optical wavelength switching architecture for a high-performance low-power photonic NoC. In Proceedings of the IEEE Workshops of International Conference on Advanced Information Networking and Applications (WAINA'11). IEEE, 1-6.
19. George Kurian, Jason E. Miller, James Psota, Jonathan Eastep, Jifeng Liu, Jurgen Michel, Lionel C. Kimerling, and Anant Agarwal. 2010. ATAC: A 1000-core cache-coherent processor with on-chip optical network. In Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques (PACT'10). ACM, New York, 477-488.
20. S. Le Beux, J. Trajkovic, I. O'Connor, G. Nicolescu, G. Bois, and P. Paulin. 2011. Optical ring network-on-chip (ORNoC): Architecture and designmethodology. In Proceedings of the Design, Automation Test in Europe Conference and Exhibition. 1-6.
21. Zheng Li, Jie Wu, Li Shang, Alan R. Mickelson, Manish Vachharajani, Dejan Filipovic, Wounjhang Park, and Yihe Sun. 2009. A high-performance low-power nanophotonic on-chip network. In Proceedings of the 14th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED'09). ACM, New York, 291-294.
22. Gabriel H. Loh. 2008. 3D-stacked memory architectures for multi-core processors. In Proceedings of the 35th Annual International Symposium on Computer Architecture. IEEE, 453-464.
23. Ian O'Connor and Frederic Gaffiot. 2004. On-chip optical interconnect for low-power. In Ultra-Low Power Electronics and Design, E. Macii (Ed.), Kluwer, Dordrecht.
24. Ian O'Connor, Dries Van Thourhout, and Alberto Scandurra. 2012. Wavelength division multiplexed photonic layer on CMOS. In Proceedings of the Interconnection Network Architecture: on-Chip, Multi-Chip Workshop (INA-OCMC'12). ACM, New York, 33-36.
25. Yan Pan, J. Kim, and G. Memik. 2010. FlexiShare: Channel sharing for an energy-efficient nanophotonic crossbar. In Proceedings of the IEEE 16th International Symposium onHigh Performance Computer Architecture (HPCA). 1-12.
26. Yan Pan, Prabhat Kumar, John Kim, Gokhan Memik, Yu Zhang, and Alok Choudhary. 2009. Firefly: Illuminating future network-on-chip with nanophotonics. SIGARCH Comp. Arch. News 37, 3, 429-440.
27. S. Pasricha and S. Bahirat. 2011. OPAL: A multi-layer hybrid photonic NoC for 3D ICs. In Proceedings of the 16th Asia and South Pacific Design Automation Conference (ASP-DAC). 345-350.
28. Michele Petracca, Benjamin G. Lee, Keren Bergman, and Luca P. Carloni. 2008. Design exploration of optical interconnection networks for chip multiprocessors. In Proceedings of the 16th IEEE Symposium on High Performance Interconnects. IEEE, 31-40.
29. Alberto Ros, Manuel E. Acacio, and Jos M. Garca. 2008. Scalable directory organization for tiled CMP architectures. In Proceedings of the International Conference on Computer Design (CDES'08). 112-118.
30. Samsung. 2013. Samsung Exynos 5 Octa. http://www.samsung.com.
31. Ayse Yasemin Seydim. 1998. Wormhole routing in parallel computers. Tech. Rep., Southern Methodist University.
32. A. Shacham, K. Bergman, and L. P. Carloni. 2008. Photonic networks-on-chip for future generations of chip multiprocessors. IEEE Trans. Computers 57, 9, 1246-1260.
33. C. Smythe. 1999. ISO 8802/5 token ring local-area networks. Electron. Commun. Engineering J. 11, 4, 195- 207.
34. Chen Sun, Chia-Hsin Owen Chen, George Kurian, Lan Wei, Jason Miller, Anant Agarwal, Li-Shiuan Peh, and Vladimir Stojanovic. 2012. DSENT: A Tool connecting emerging photonics with electronics for optoelectronic networks-on-chip modeling. In Proceedings of the IEEE/ACM 6th International Symposium on Networks-on-Chip. IEEE Computer Society, Los Alamitos, CA, 201-210.
35. S. R. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, A. Singh, T. Jacob, S. Jain, V. Erraguntla, C. Roberts, Y. Hoskote, N. Borkar, and S. Borkar. 2008. An 80-tile sub-100-W TeraFLOPS processor in 65-nm CMOS. IEEE J. Solid-State Circuits 43, 1, 29-41.
36. Dana Vantrease, Nathan Binkert, Robert Schreiber, and Mikko H. Lipasti. 2009. Light speed arbitration and flow control for nanophotonic interconnects. In Proceedings of the 42nd Annual IEEE/ACMInternational Symposium on Microarchitecture. ACM, New York, 304-315.
37. Dana Vantrease, Robert Schreiber, Matteo Monchiero, Moray McLaren, Norman P. Jouppi, Marco Fiorentino, Al Davis, Nathan Binkert, Raymond G. Beausoleil, and Jung Ho Ahn. 2008. Corona: System implications of emerging nanophotonic technology. SIGARCH Comput. Archit. News 36, 3, 153-164.
38. Steven Cameron Woo, Moriyoshi Ohara, Evan Torrie, Jaswinder Pal Singh, and Anoop Gupta. 1995. The SPLASH-2 programs: Characterization and methodological considerations. SIGARCH Comput. Archit. News 23, 2, 24-36.
39. Yi Xu, Yu Du, Youtao Zhang, and Jun Yang. 2011. A composite and scalable cache coherence protocol for large scale CMPs. In Proceedings of the International Conference on Supercomputing (ICS'11). ACM, New York, 285-294.
40. Xuezhe Zheng et al. 2011. Ultra-efficient 10Gb/s hybrid integrated silicon photonic transmitter and receiver. Opt. Express 19, 6, 5172-5186.