Wavelength division multiplexed photonic layer on CMOS

ACM International Conference Proceeding Series

Volumn , Issue , 2012, Pages 33-36

  O'Connor, Ian ^a   Van Thourhout, Dries ^b   Scandurra, Alberto ^c  

^a ECOLE CENTRALE DE LYON   (France)

^b GHENT UNIVERSITY   (Belgium)

^c STMICROELECTRONICS   (Italy)

Author keywords

heterogeneous integration; network on chip; optical interconnect; silicon photonics; wavelength routing

Indexed keywords

HETEROGENEOUS INTEGRATION; NETWORK ON CHIP; OPTICAL INTERCONNECT; SILICON PHOTONICS; WAVELENGTH ROUTING;

INTERCONNECTION NETWORKS; NETWORK ARCHITECTURE; OPTICAL INTERCONNECTS;

FIBER OPTIC NETWORKS;

EID: 84856934659     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2107763.2107772     Document Type: Conference Paper

References (8)

1. Selvaraja, S. K. et al. Fabrication of Photonic Wire and Crystal Circuits in Silicon-on-Insulator Using 193-nm Optical Lithography. J. Lightwave Techn., 27 (Sep 2009), 4076-4083.
2. Van Thourhout, D. State of the art in optical interconnect technology. Proc. ISCAS 2010 (May 30-Jun. 2 2010), Paris, France, 3601-3604.
3. Bogaerts, W. et al. Silicon-on-Insulator Spectral Filters Fabricated with CMOS Technology. J. Sel. Top. Quantum Electron, 16/1 (Jan.-Feb. 2010), 33-44.
4. Kazmierczak, A. et al. Design, simulation, and characterization of a passive optical add-drop filter in silicon-on-insulator technology. IEEE Photon. Technol. Lett., 17/7 (Jul. 2005), 1447-1449. (Pubitemid 41158422)
5. Vivien, L. et al. 42 GHz p.i.n Germanium photodetector integrated in a silicon-on-insulator waveguide. Optics Express, 17 (Apr. 2009), 6252-6257.
6. O'Connor, I. et al. Reduction methods for adapting optical network on chip topologies to specific routing applications. Proc. Design of Circuits and Integrated Systems (Nov. 12-14 2008), Grenoble, France.
7. Coppola, M. et al. STNoC: An Evolution Towards MPSoC Era. Proc. NoC Workshop, Design, Automation and Test in Europe (Mar. 2006)
8. Allam, A., O'Connor, I., Heirman, W. Performance Evaluation for Passive-Type Optical Network-on-Chip. IEEE International Symposium on Rapid System Prototyping (Jun. 8-11 2010), Fairfax (VA), USA.