Analysis of photonic networks for a chip multiprocessor using scientific applications

Proceedings - 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, NoCS 2009

Volumn , Issue , 2009, Pages 104-113

  Hendry, Gilbert ^a   Kamil, Shoaib ^c,d   Biberman, Aleksandr ^a   Chan, Johnnie ^a   Lee, Benjamin G ^a   Mohiyuddin, Marghoob ^c,d   Jain, Ankit ^d   Bergman, Keren ^a   Carloni, Luca P ^b   Kubiatowicz, John ^d   Oliker, Leonid ^c   Shalf, John ^c  

^a Och Spine at New York Presbyterian Hospitals   (United States)

^b Lawrence Berkeley National Laboratory ^*  (United States)

^c LAWRENCE BERKELEY NATIONAL LABORATORY   (United States)

^d UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

3-D INTEGRATION; CHIP MULTIPROCESSOR; CMOS TECHNOLOGY; COMMUNICATION PATTERN; COMPARATIVE ANALYSIS; CYCLE ACCURATE; ELECTRONIC NETWORKS; HIGH ENERGY CONSUMPTION; HYBRID NETWORK; MAPPING METHOD; OMNET++; PHOTONIC NETWORK; REAL APPLICATIONS; SCIENTIFIC APPLICATIONS; SYNTHETIC BENCHMARK;

BIOLOGICAL MATERIALS; CMOS INTEGRATED CIRCUITS; DISCRETE EVENT SIMULATION; ENERGY EFFICIENCY; MICROPROCESSOR CHIPS; MULTIPROCESSING SYSTEMS; NETWORK PERFORMANCE; SYSTEMS ENGINEERING; THREE DIMENSIONAL;

BENCHMARKING;

EID: 70349836053     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NOCS.2009.5071458     Document Type: Conference Paper

References (22)

1. J. Balfour and W. Dally. Design tradeoffs for tiled CMP on-chip networks. In International Conference on Super-computing, 2006.
2. C. Batten et al. Building manycore processor-to-DRAM networks with monolithic silicon photonics. In Proceedings of 16th IEEE Symposium on High Performance Interconnects, Aug 2008.
3. K. Bernstein et al. Interconnects in the third dimension: Design challenges for 3D ICs. In Design Automation Conference, 2007.
4. J. Borrill et al. Integrated performance monitoring of a cosmology application on leading HEC platforms. In International Conference on Parallel Processing (ICPP), 2005.
5. M. Briere et al. Heterogeneous modeling of an optical network-on-chip with Systems. In 16th IEEE International Workshop on Rapid System Prototyping, 2005.
6. Cactus, 2004. http://www.cactuscode.org.
7. A. Canning, L. Wang, A. Williamson, and A. Zunger. Parallel empirical pseudopotential electronic structure calculations for million atom systems. Journal of Computational Physics, 160:29-41, 2000.
8. J. Chan, A. Biberman, B. G. Lee, and K. Bergman. Insertion loss analysis in a photonic interconnection network for on-chip and off-chip communications. In IEEE Lasers and Electro-Optics Society (LEOS), Nov. 2008.
9. W. Dally and B. Towles. Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers, 2004.
10. The international technology roadmap for semiconductors (ITRS). http://www.itrs.net.
11. S. Kamil, A. Pinar, D. Gunter, M. Lijewski, L. Oliker, and J. Shalf. Reconflgurable hybrid interconnection for static and dynamic applications. In ACM International Conference on Computing Frontiers, 2007.
12. B. G. Lee et al. High-speed 2×2 switch for multi-wavelength message routing in on-chip silicon photonic networks. In European Conference on Optical Communication (ECOC), Sept. 2008.
13. Z. Lin, S. Ethier, T. Hahm, and W. Tang. Size scaling of turbulent transport in magnetically confined plasmas. Physical Review Letters, 88, 2002.
14. I. O'Connor et al. Towards reconflgurable optical networks on chip. In Reconflgurable Communication-centric Systems-on-Chip workshop, June 2005.
15. M. Petracca, B. G. Lee, K. Bergman, and L. Carloni. Design exploration of optical interconnection networks for chip multiprocessors. In 16th IEEE Symposium on High Performance Interconnects, Aug 2008.
16. V. Puente, R. Beivide, J. A. Gregorio, J. M. Prellezo, J. Du-ato, and C. Izu. Adaptive bubble router: a design to improve performance in torus networks. In Proc. Of International Conf. On Parallel Processing, pages 58-67, 1999.
17. A. Shacham, K. Bergman, and L. P. Carloni. Photonic networks-on-chip for future generations of chip multiprocessors. IEEE Transactions on Computers, 57(9): 1246-1260, 2008.
18. D. Vantrease et al. Corona: System implications of emerging nanophotonic technology. In Proceedings of 35th International Symposium on Computer Architecture, Aug 2008.
19. A. Varga. OMNeT++ discrete event simulation system, http://www.omnetpp. org.
20. Y. Vlasov, W.M.J. Green, and E. Xia. High-throughput silicon nanophotonic wavelength-insensitive switch for on-chip optical networks. Nature Photonics, 2:242-246, April 2008.
21. H. Wang et al. ORION: A power-performance simulator for interconnection networks. In 35th International Symposium on Microarchitecture, 2002.
22. M. R. Watts. Ultralow power silicon microdisk modulators and switches. In 5th Annual Conference on Group IV Photonics, 2008.