A particle swarm optimization approach for synthesizing application-specific hybrid photonic networks-on-chip

Proceedings - International Symposium on Quality Electronic Design, ISQED

Volumn , Issue , 2012, Pages 78-83

  Bahirat, Shirish ^a   Pasricha, Sudeep ^a  

^a Department of Chemical and Biological Engineering and School of Biomedical Engineering   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN SPACES; EMBEDDED APPLICATION; LOW-POWER COMMUNICATION; NETWORKS ON CHIPS; PARTICLE SWARM OPTIMIZATION APPROACHES; PERFORMANCE OBJECTIVE; PERFORMANCE VARIABILITY; POWER EFFICIENT; POWER REDUCTIONS; TRANSFER LATENCY;

CIRCUIT THEORY; DATA TRANSFER; DESIGN; NANOPHOTONICS; SIMULATED ANNEALING;

PARTICLE SWARM OPTIMIZATION (PSO);

EID: 84863687719     PISSN: 19483287     EISSN: 19483295     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2012.6187477     Document Type: Conference Paper

References (36)

1. ITRS Technology Working Groups, http://public.itrs.net. International Technology Roadmap for Semiconductors (ITRS) 2007.
2. S. Pasricha, and N. Dutt. "On-Chip Communication Architectures", Morgan Kauffman, ISBN 978-0-12-373892-9, Apr 2008
3. G. Chen, et al., "Predictions of CMOS Compatible On-Chip Optical Interconnect," Proc. of SLIP, pp. 13-20, 2005.
4. Y. Pan, P. Kumar, J. Kim, G. Memik, Y. Zhang, and A.Choudhary, "Firefly: Illuminating future network-on-chip with nanophotonics," Proc. ISCA, pp. 429-440, 2009.
5. A. Shacham, K. Bergman, and L.P. Carloni, "The Case for Low-Power Photonic Networks on Chip," Proc. DAC, pp. 132-135, 2007.
6. S. Bahirat, S. Pasricha, "Exploring Hybrid Photonic Networks-on-Chip for Emerging Chip Multiprocessors", Proc. CODES+ISSS, 2009.
7. Z. Li, et al., "Spectrum: a hybrid nanophotonic-electric on-chip network," Proc. DAC 2009: 575-580
8. D. Vantrease et al., "Corona: System Implications of Emerging Nanophotonic Technology," Proc. ISCA, pp. 153-164, 2008.
9. A. Joshi et al., "Silicon-Photonic Clos Networks for Global On-Chip Communication", Proc. NOCS 2009.
10. R.W. Morris, A.K. Kodi, "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores," Proc. NOCS, pp.207-214, 2010
11. S. Kirkpatrick, C.D. Gelatt Jr., and M.P. Vecchi, "Optimization by Simulated Annealing", Science 220, 1983, pp. 671-680.
12. N. Metropolis, A.W. Rosenbluth, M.N. Rosenbluth, A.H. Teller, and E. Teller. "Equations of State Calculations by Fast Computing Machines". Journal of Chemical Physics, 21(6):1087-1092, 1953.
13. S. Kirkpatrick, C. D. Gelatt and M. P. Vecchi, "Optimization by Simulated Annealing, Science", 220(4598): 671-680, 1983.
14. V. Černý, "A thermodynamical approach to the travelling salesman problem: an efficient simulation algorithm." Journal of Optimization Theory and Applications, 45:41-51, 1985. (Pubitemid 15462741)
15. M. Lundy, A. Mees, "Convergence of an Annealing Algorithm". Math. Prog., 34, 111-124, 1986.
16. P. Mazumder, Genetic algorithms for VLSI Design, Layout & Test Automation. Prentice-Hall, 1999.
17. R. Eberhart, J. Kenned, "A new optimizer using particle swarm theory", Proceedings of the Sixth International Symposium on Micromachine and Human Science, Nagoya, Japan. pp. 39-43, 1995.
18. J. W. Goodman et al., "Optical Interconnects for VLSI Systems," Proceedings of the IEEE, Vol. 72, No. 7, July 1984.
19. J.H. Collet, F. Caignet, F. Sellaye, and D. Litaize, "Performance Constraints for Onchip Optical Interconnects," IEEE J. Selected Topics in Quantum Electronics, vol. 9, no. 2, pp. 425-432, Mar./Apr. 2003.
20. G. Tosik, et al., "Power dissipation in optical and metallic clock distribution networks in new VLSI technologies", IEE Electronics Letters, vol. 40, no. 3, pp. 198-200, Feb. 2004.
21. M.J. Kobrinsky et al., "On-Chip Optical Interconnects," Intel Technology J., vol. 8, no. 2, pp. 129-142, May 2004.
22. S. Murali, G. D. Micheli, "Bandwidth-Constrained Mapping of Cores onto NoC Architectures," Proc. DATE, 2004.
23. G. Ascia, V. Catania, and M. Palesi. "Multi-objective Mapping for Mesh-based NoC Architectures". Proc. CODES+ISSS 2004.
24. J. Hu, R. Marculescu, "Energy-Aware Mapping for Tile-based NoC Architectures under Performance Constraints," Proc. ASPDAC 2003.
25. N. Kapadia, S. Pasricha, "VISION: a framework for voltage island aware synthesis of interconnection networks-on-chip," Proc. Great Lakes Symposium on VLSI, 2011, pp. 31-36.
26. S. Murali., et al., "Designing application-specific networks on chips with floorplan information", Proc. ICCAD 2006, pp. 355-362.
27. K. Srinivasan, et al., "A Low Complexity Heuristic for Design of Custom Network-on-Chip Architectures," Proc. DATE 2006
28. J.Chan, et al., "NoCOUT: NoC Topology Generation with Mixed Packet-switched and Point-to-Point Networks," Proc. ASPDAC, 2008.
29. S. Kwon et al., "POSEIDON: A framework for application-specific network-on-chip synthesis for heterogeneous chip multiprocessors", Proc. IEEE ISQED, 2011
30. C. Teo, Y. Foo, S. Chien, A Low, B. Venkatesh, A. You. "Optimal placement of wavelength converters in WDM networks using particle swarm optimizer." IEEE International Conference on Communications, pages 1669 - 1673, 2004.
31. P. Tawdross, A. Konig, "Investigation of particle swarm optimization for dynamic reconfiguration of field-programmable analog circuits". In Hybrid Intelligent Systems, Fifth International Conference on, page 6 pp., 2005.
32. S.C. Woo et al."The SPLASH-2 programs: Characterization and methodological considerations", ISCAS, 1995.
33. I.-W. Hsieh, et al., "Ultrafast-Pulse Self-Phase Modulation and Third-Order Dispersion in Si Photonic Wire-Waveguides," Opt. Exp., 2006.
34. M. Haurylau, et al., "On-chip Optical Interconnect Roadmap: Challenges and Critical Directions," IEEE JQE 12(6), Nov 2006.
35. A. Kahng, et al., "ORION 2.0: A Fast and Accurate NoC Power and Area Model for Early-Stage Design Space Exploration" Proc. DATE, 2009.
36. SystemC initiative. www.systemc.org