Co-tuning of a hybrid electronic-optical network for reducing energy consumption in embedded CMPs

ACM International Conference Proceeding Series

Volumn , Issue , 2013, Pages 9-16

  Bartolini, Sandro ^a   Grani, Paolo ^a  

^a UNIVERSITY OF SIENA   (Italy)

Author keywords

High end embedded architectures; Hybrid electro optical net work; Low power; On chip optical interconnection; Tiled chip multiprocessors; Token arbitra tion

Indexed keywords

CHIP MULTIPROCESSOR; EMBEDDED ARCHITECTURE; HYBRID ELECTRO/OPTICAL NET- WORK; LOW POWER; ON CHIPS; TOKEN ARBITRA- TION;

BANDWIDTH; COMPUTER ARCHITECTURE; ENERGY DISSIPATION; ENERGY UTILIZATION; OPTICAL COMMUNICATION; OPTICAL INTERCONNECTS;

EMBEDDED SYSTEMS;

EID: 84882268212     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2489068.2489070     Document Type: Conference Paper

References (30)

1. Samsung exynos 5 octa, 2013.
2. S. Bahirat and S. Pasricha. Exploring hybrid photonic networks-on-chip foremerging chip multiprocessors. In International conference on Hardware/software codesign and system synthesis, 2009.
3. K. Banerjee, A. Mehrotra, A. Sangiovanni-Vincentelli, and C. Hu. On thermal effects in deep sub-micron vlsi interconnects. In Design Automation Conference, pages 885{891, New York, NY, USA, 1999. ACM.
4. N. Barrow-Williams, C. Fensch, and S. Moore. A communication characterisation of splash-2 and parsec. In IISWC, 2009.
5. S. Bartolini and P. Grani. A simple on-chip optical interconnection for improving performance of coherency traffic in cmps. In Proceedings of the Digital System Design, DSD, Cesme, Turkey, Sept. 2012.
6. S. Ben Yoo. Impact of photonic-electronic integration in networking and computing systems. In Opto-Electronics and Communications Conference (OECC), 2012 17th, pages 293 {294, july 2012.
7. C. Bienia, S. Kumar, J. P. Singh, and K. Li. The parsec benchmark suite: Characterization and architectural implication. In PACT, Oct. 2008.
8. N. L. Binkert, R. G. Dreslinski, L. R. Hsu, K. T. Lim, A. G. Saidi, and S. K. Reinhardt. The m5 simulator: Modeling networked systems. IEEE Micro, 26, 2006.
9. S. Borkar and A. A. Chien. The future of microprocessors. Commun. ACM, 54(5):67{77, May 2011.
10. M. Brière, B. Girodias, Y. Bouchebaba, G. Nicolescu, F. Mieyeville, F. Gaffiot, and I. O'Connor. System level assessment of an optical noc in an mpsoc platform. In Proceedings of the conference on Design, automation and test in Europe, DATE '07, pages 1084{1089, San Jose, CA, USA, 2007. EDA Consortium.
11. R. Dobkin, M. Moyal, A. Kolodny, and R. Ginosar. Asynchronous current mode serial communication. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, 18(7):1107 {1117, july 2010.
12. H. Franke, M. Kirkwood, and R. Russell. Fuss, futexes and furwocks: Fast userlevel locking in linux. In Ottawa Linux Summit, 2002.
13. M. Gebhart, J. Hestness, E. Fatehi, P. Gratz, and S. W. Keckler. Running parsec 2.1 on m5. Technical report, The University of Texas at Austin, Department of Computer Science, October 2009.
14. J. W. Goodman, F. J. Leonberger, S. Y. Kung, and R. A. Athale. Optical interconnections for vlsi systems. In IEEE, volume 72, pages 850{866, Jul. 1984.
15. ITRS. International technology roadmap for semiconductors - interconnection. ITRS, 1, 2011.
16. A. Kahng, B. Li, L.-S. Peh, and K. Samadi. Orion 2.0: A power-area simulator for interconnection networks. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, 20(1):191 {196, jan. 2012.
17. S. Koohi, A. Shafaei, and S. Hessabi. An optical wavelength switching architecture for a high-performance low-power photonic noc. In Workshops of Int.l Conference on Advanced Information Networking and Applications, 2011.
18. Z. Li, J. Wu, L. Shang, A. Mickelson, M. Vachharajani, D. Filipovic, W. Park, and Y. Sun. A high-performance low-power nanophotonic on-chip network. In Int. Symp. Low Power Electronics and Design, Aug. 2009.
19. G. H. Loh. 3d-stacked memory architectures for multi-core processors. In Proceedings of the 35th Annual International Symposium on Computer Architecture, pages 453{464, Washington, DC, USA, 2008. IEEE Computer Society.
20. I. O'Connor and F. Gaffot. On-chip optical interconnect for low-power. In E. Macii, editor, Ultra-Low Power Electronics and Design, Kluwer, Dordrecht, 2004.
21. Y. Pan, P. Kumar, J. Kim, G. Memik, Y. Zhang, and A. Choudhary. Firey: Illuminating future network-on-chip with nanophotonics. In Proceedings of the Int.l Symposium on Computer Architecture, 2009.
22. S. Pasricha and S. Bahirat. Opal: A multi-layer hybrid photonic noc for 3d ics. In ASPDAC, Jan. 2011.
23. M. Petracca, B. G. Lee, K. Bergman, and L. P. Carloni. Design exploration of optical interconnection networks for chip multiprocessor. In IEEE HOTI, Washington, DC, USA, 2008.
24. A. Ros, M. E. Acacio, and J. M. Garc. Scalable directory organization for tiled cmp architectures. ICCD, 2008.
25. A. Shacham, K. Bergman, S. Member, and L. P. Carloni. Photonic networks-onchip for future generations of chip multiprocessors. IEEE Trans. Computing, page 1260, 2008.
26. C. Sun, C.-H. O. Chen, G. Kurian, L. Wei, J. Miller, A. Agarwal, L.-S. Peh, and V. Stojanovic. Dsent - A tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling. In Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, NOCS '12, pages 201{210, Washington, DC, USA, 2012. IEEE Computer Society.
27. D. Vantrease, N. Binkert, R. Schreiber, and M. H. Lipasti. Light speed arbitration and ow control for nanophotonic interconnects. In Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 42, pages 304{315, New York, NY, USA, 2009. ACM.
28. D. Vantrease, R. Schreiber, M. Monchiero, M. Mclaren, M. Fiorentino, A. Davis, N. Binkert, R. G. Beausoleil, and J. H. Ahn. Corona: System implications of emerging nanophotonic technology. In ISCA, June 2008.
29. Y. Xu, Y. Du, Y. Zhang, and J. Yang. A composite and scalable cache coherence protocol for large scale cmps. In Proceedings of the international conference on Supercomputing, ICS '11, pages 285{294, New York, NY, USA, 2011. ACM.
30. X. Zheng and al. Ultra-efficient 10gb/s hybrid integrated silicon photonic transmitter and receiver. Opt. Express, 19(6):5172{5186, Mar 2011.