DSENT - A tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling

Proceedings of the 2012 6th IEEE/ACM International Symposium on Networks-on-Chip, NoCS 2012

Volumn , Issue , 2012, Pages 201-210

  Sun, Chen ^a   Chen, Chia Hsin Owen ^a   Kurian, George ^a   Wei, Lan ^a   Miller, Jason ^a   Agarwal, Anant ^a   Peh, Li Shiuan ^a   Stojanovic, Vladimir ^a  

^a Department of Electrical Engineering and Computer Science   (United States)

Author keywords

networks on chip; photonics; power

Indexed keywords

ELECTRICAL INTERCONNECTS; ELECTRICAL TECHNOLOGY; EMERGING TECHNOLOGIES; ENERGY-DRIVEN; INTEGRATED PHOTONICS; MANY-CORE; MODELING FRAMEWORKS; MODELING TOOL; NETWORK ON CHIP; NETWORKS ON CHIPS; PHOTONIC NETWORK; POWER; RAPID DESIGN; TECHNOLOGY SCENARIOS; THERMAL TUNING;

PHOTONICS; SPACE RESEARCH;

MICROPROCESSOR CHIPS;

EID: 84862740379     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NOCS.2012.31     Document Type: Conference Paper

References (42)

1. S. Beamer et al., "Re-architecting DRAM memory systems with monolithically integrated silicon photonics," in ISCA, 2010.
2. G. Kurian et al., "ATAC: A 1000-core cache-coherent processor with on-chip optical network," in PACT, 2010.
3. Y. Pan et al., "Firefly: Illuminating on-chip networks with nanophotonics," ISCA, 2009.
4. D. Vantrease et al., "Corona: System implications of emerging nanophotonic technology," in ISCA, 2008.
5. A. Joshi et al., "Silicon-photonic clos networks for global on-chip communication," in NOCS, 2009.
6. N. Agarwal et al., "GARNET: A detailed on-chip network model inside a full-system simulator," in ISPASS, 2009, pp. 33-42.
7. J. E. Miller et al., "Graphite: A distributed parallel simulator for multicores," in HPCA, 2010.
8. G. Kurian et al., "Cross-layer energy and performance evaluation of a nanophotonic manycore processor system using real application workloads," in IPDPS, 2012.
9. D. Taillaert et al., "Compact efficient broadband grating coupler for silicon-on-insulator waveguides," OL, vol. 29, no. 23, pp. 2749-2751, 2004.
10. J. Liu et al., "Ge-on-si laser operating at room temperature," OL, vol. 35, no. 5, pp. 679-681, 2010.
11. "Intel hybrid silicon laser," Website, http://techresearch. intel.com/ProjectDetails.aspx?Id=149.
12. M. Georgas et al., "Addressing link-level design tradeoffs for integrated photonic interconnects," in CICC, 2011.
13. C. Pollock and M. Lipson, Integrated Optics. Springer, 2003.
14. M. Georgas et al., "A monolithically-integrated optical receiver in standard 45-nm soi," in ESSCIRC, 2011.
15. M. J. Cianchetti et al., "Phastlane: a rapid transit optical routing network," in ISCA, 2009.
16. G. Hendry et al., "Circuit-switched memory access in photonic interconnection networks for high-performance embedded computing," in ICS, 2010.
17. A. A. Chien, "A cost and speed model for k-any n-cube wormhole routers," in HOTI, 1993.
18. L.-S. Peh and W. J. Dally, "A delay model and speculative architecture for pipelined routers," in HPCA, 2001.
19. H. Wang et al., "Orion: A power-performance simulator for interconnection networks," in MICRO, 2002.
20. N. Banerjee et al., "A power and performance model for network-onchip architectures," in DATE, 2004.
21. J. Balfour and W. J. Dally, "Design tradeoffs for tiled CMP on-chip networks," in ICS, 2006.
22. A. Kahng et al., "ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration," in DATE, 2009.
23. J. Chan et al., "PhoenixSim: a simulator for physical-layer analysis of chip-scale photonic interconnection networks," in DATE, 2010.
24. M. H. Na et al., "The effective drive current in CMOS inverters," in IEDM, 2002.
25. D. C. Pham et al., "Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor," JSSC, vol. 41, no. 1, pp. 179-196, 2006.
26. A. Khakifirooz and D. Antoniadis, "MOSFET performance scaling - part II: Future directions," ITED, vol. 55, no. 6, pp. 1401-1408, 2008.
27. A. Khakifirooz et al., "A simple semiempirical short-channel MOSFET current-voltage model continuous across all regions of operation and employing only physical parameters," ITED, vol. 56, no. 8, pp. 1674-1680, 2009.
28. L. Wei et al., "Parasitic capacitances: Analytical models and impact on circuit-level performance," ITED, vol. 58, no. 5, pp. 1361 -1370, 2011.
29. "NCSU FreePDK45," Online Website, http://www.eda.ncsu.edu/wiki/ FreePDK.
30. R. Gupta et al., "The elmore delay as a bound for rc trees with generalized input signals," IEEE TCAD, vol. 16, no. 1, pp. 95-104, 1997.
31. J. M. Rabaey et al., Digital Integrated Circuits: A Design Perspective, second edition. Prentice Hall, 2003.
32. "CACTI6.5," Online Website, http://www.hpl.hp.com/research/ cacti.
33. S. Li et al., "McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures," in MICRO, 2009.
34. R. Marculescu et al., "Probabilistic modeling of dependencies during switching activity analysis," IEEE TCAD, vol. 17, no. 2, pp. 73-83, 1998.
35. H. Hatamkhani et al., "A 10-mW 3.6-Gbps I/O transmitter," in VLSIC, 2003.
36. J. S. Orcutt et al., "Nanophotonic integration in state-of-the-art CMOS foundries," OpEx, vol. 19, no. 3, pp. 2335-2346, 2011.
37. S. Selvaraja et al., "Fabrication of uniform photonic devices using 193nm optical lithography in silicon-on-insulator," ECIO, 2008.
38. C. Nitta et al., "Addressing system-level trimming issues in on-chip nanophotonic networks," in HPCA, 2011.
39. P. Dong et al., "High speed silicon microring modulator based on carrier depletion," in Natl. Fiber Optic Engineers Conf., 2010.
40. N. Binkert et al., "The GEM5 simulator," CAN, vol. 39, pp. 1-7, 2011.
41. -, "The role of optics in future high radix switch design," ISCA, 2011.
42. "Download link," Website, http://www.rle.mit.edu/isg/ technology.htm.