Palette: A cache leakage energy saving technique for green computing

Advances in Parallel Computing

Volumn 24, Issue , 2013, Pages 46-61

  Mittal, Sparsh ^a   Zhang, Zhao ^a  

^a Iowa State University   (United States)

Author keywords

Cache coloring; Dynamic Cache Reconfiguration; Dynamic Profiling; Leakage Energy Saving; Reconfigurable Cache Emulator

Indexed keywords

EID: 84894846249     PISSN: 09275452     EISSN: None     Source Type: Book Series    
DOI: 10.3233/978-1-61499-324-7-46     Document Type: Article

References (45)

1. H. Esmaeilzadeh, E. Blem, R. S. Amant, K. Sankaralingam, and D. Burger, "Dark silicon and the end of multicore scaling," in 38th Annual International Symposium on Computer Architecture (ISCA). IEEE, 2011, pp. 365-376.
2. S.Mittal, "A Survey of Architectural Techniques For DRAM PowerManagement," International Journal of High Performance Systems Architecture, vol. 4, no. 2, pp. 110-119, 2012.
3. http://www.datacenterknowledge.com/archives/2010/12/10/ exascale-computing-gigawatts-of-power/.
4. A. Pande et al., "BayWave: Bayesian Wavelet-based Image Estimation," International Journal of Signal and Imaging Systems Engineering, vol. 2, no. 4, pp. 155-162, 2009.
5. A. Agrawal et al., "A new heuristic for multiple sequence alignment," in IEEE International Conference on Electro/Information Technology, 2008, pp. 215-217.
6. S. Khaitan and J. McCalley, "Dynamic load balancing and scheduling for parallel power system dynamic contingency analysis," High Performance Computing in Power and Energy Systems, pp. 189-209, 2012.
7. Y. Zhang et al., "Accelerating pairwise statistical significance estimation for local alignment by harvesting gpu's power," BMC bioinformatics, vol. 13, no. Suppl 5, p. S3, 2012.
8. Intel, http://ark.intel.com/products/53580/.
9. S. Rodriguez and B. Jacob, "Energy/power breakdown of pipelined nanometer caches (90nm/65nm/45nm/32nm)," in Proceedings of the 2006 international symposium on Low power electronics and design. ACM, 2006, pp. 25-30.
10. S. Yang, B. Falsafi, M. Powell, and T. Vijaykumar, "Exploiting choice in resizable cache design to optimize deep-submicron processor energy-delay," in International Symposium on High-Performance Computer Architecture (HPCA), 2002, pp. 151-161.
11. W. Wang and P. Mishra, "Leakage-aware energy minimization using dynamic voltage scaling and cache reconfiguration in real-time systems," in 23rd International Conference on VLSI Design (VLSID). IEEE, 2010, pp. 357-362.
12. M. Powell et al., "Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories," in international symposium on Low power electronics and design (ISLPED), 2000, pp. 90-95.
13. S.-H. Yang et al., "An integrated circuit/architecture approach to reducing leakage in deep-submicron high-performance I-caches," in 7th International Symposium on High-Performance Computer Architecture (HPCA), Washington, DC, USA, 2001.
14. S. Kaxiras, Z. Hu, and M. Martonosi, "Cache decay: exploiting generational behavior to reduce cache leakage power," in 28th annual international symposium on Computer architecture (ISCA). NewYork, NY, USA: ACM, 2001, pp. 240-251.
15. T. E. Carlson, W. Heirman, and L. Eeckhout, "Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulations," in International Conference for High Performance Computing, Networking, Storage and Analysis (SC), nov 2011.
16. S. Khaitan, J. McCalley, and Q. Chen, "Multifrontal solver for online power system time-domain simulation," Power Systems, IEEE Transactions on, vol. 23, no. 4, pp. 1727-1737, 2008.
17. S. Misra et al., "Anatomy of a hash-based long read sequence mapping algorithm for next generation dna sequencing," Bioinformatics, vol. 27, no. 2, pp. 189-195, 2011.
18. S. Mittal et al., "FPGA: An Efficient And Promising Platform For Real-Time Image Processing Applications," in National Conference On Research and Development In Hardware and Systems (CSI-RDHS 2008), 2008.
19. M. Powell et al., "Reducing set-associative cache energy via way-prediction and selective directmapping," in Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture. IEEE Computer Society, 2001, pp. 54-65.
20. L. Li et al., "Leakage energy management in cache hierarchies," in International Conference on Parallel Architectures and Compilation Techniques, 2002. IEEE, 2002, pp. 131-140.
21. C. Zhang, F. Vahid, and W. Najjar, "A highly configurable cache architecture for embedded systems," in 30th annual international symposium on Computer architecture (ISCA). New York, NY, USA: ACM, 2003, pp. 136-146.
22. D. Albonesi, "Selective cache ways: On-demand cache resource allocation," in Microarchitecture, 1999. MICRO-32. Proceedings. 32nd Annual International Symposium on. IEEE, 1999, pp. 248-259.
23. H. Zhou,M. Toburen, E. Rotenberg, and T. Conte, "Adaptive mode control: A static-power-efficient cache design," ACM Transactions on Embedded Computing Systems, vol. 2, no. 3, pp. 347-372, 2003.
24. S. Mittal and Z. Zhang, "EnCache: Improving cache energy efficiency using a software-controlled profiling cache," in IEEE International Conference On Electro/Information Technology, Indianapolis, USA, May 2012.
25. S. Mittal, Z. Zhang, and Y. Cao, "CASHIER: A Cache Energy Saving Technique for QoS Systems," 26th IEEE International Conference on VLSI Design, 2013.
26. K. Flautner et al., "Drowsy caches: simple techniques for reducing leakage power," in 29th Annual International Symposium on Computer Architecture (ISCA), 2002, pp. 148-157.
27. H. Hanson et al., "Static energy reduction techniques for microprocessor caches," IEEE Transactions on VLSI Systems, vol. 11, no. 3, pp. 303-313, 2003.
28. J. Ayala et al., "Energy-aware compilation and hardware design for VLIW embedded systems," IJES, 2007.
29. S. Khaitan et al., "Numerical methods for on-line power system load flow analysis," Energy Systems, vol. 1, no. 3, pp. 273-289, 2010.
30. M. Raju et al., "Domain decomposition based high performance parallel computing," International Journal of Computer Science Issues, 2009.
31. S. Gupta et al., "Guaranteed QoS with MIMO Systems for Scalable Low Motion Video Streaming Over Scarce Resource Wireless Channels," in Proceedings Second International Conference On Information Processing. IK International Pvt Ltd, 2008, pp. 452-466.
32. J. Lin, Q. Lu, X. Ding, Z. Zhang, X. Zhang, and P. Sadayappan, "Enabling software management for multicore caches with a lightweight hardware support," in Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis. ACM, 2009, p. 14.
33. R. Kessler and M. Hill, "Page placement algorithms for large real-indexed caches," ACM Transactions on Computer Systems (TOCS), vol. 10, no. 4, pp. 338-359, 1992.
34. J. Lin et al., "Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems," in High Performance Computer Architecture, 2008. HPCA 2008. IEEE 14th International Symposium on. IEEE, 2008, pp. 367-378.
35. T. Puzak, "Cache memory design," Ph.D. dissertation, University of Massachusetts, 1985.
36. R. Kessler, M. Hill, and D. Wood, "A comparison of trace-sampling techniques for multi-megabyte caches," IEEE Trans. on Computers, vol. 43, no. 6, pp. 664-675, 1994.
37. S. Mittal and Z. Zhang, "ESTO: A Performance Estimation Approach for Efficient Design Space Exploration ," Design Contest at 26th International Conference for VLSI Design, January 2013.
38. Y. Ye, S. Borkar, and V. De, "A new technique for standby leakage reduction in high-performance circuits," in VLSI Circuits, 1998. Digest of Technical Papers. 1998 Symposium on. IEEE, 1998, pp. 40-41.
39. P. Ranganathan, S. Adve, and N. P. Jouppi, "Reconfigurable caches and their application to media processing," in 27th annual international symposium on Computer architecture (ISCA). NewYork,NY, USA: ACM, 2000, pp. 214-224.
40. A. Phansalkar, A. Joshi, and L. John, "Subsetting the SPEC CPU2006 benchmark suite," ACM SIGARCH Computer Architecture News, vol. 35, no. 1, pp. 69-76, 2007.
41. D. K. Tam, R. Azimi, L. B. Soares, and M. Stumm, "RapidMRC: approximating L2 miss rate curves on commodity systems for online optimizations," in 14th International conference on Architectural support for programming languages and operating systems (ASPLOS). New York, NY, USA: ACM, 2009, pp. 121-132.
42. J. Abella, A. Gonźalez, X. Vera, and M. O'Boyle, "IATAC: a smart predictor to turn-off L2 cache lines," ACM Transactions on Architecture and Code Optimization, vol. 2, no. 1, pp. 55-77, 2005.
43. Y. Li et al., "State-preserving vs. non-state-preserving leakage control in caches," in Design, Automation and Test in Europe Conference and Exhibition, 2004. Proceedings, vol. 1. IEEE, 2004, pp. 22-27.
44. CACTI 5.3, http://quid.hpl.hp.com:9081/cacti/.
45. H. Zheng, J. Lin, Z. Zhang, and Z. Zhu, "Decoupled DIMM: building high-bandwidth memory system using low-speed dram devices," in 36th annual international symposium on Computer architecture (ISCA). New York, NY, USA: ACM, 2009, pp. 255-266.