Techniques for In-Band Phase Noise Reduction in ΔΣ Synthesizers

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 50, Issue 11, 2003, Pages 794-803

  Riley, Thomas A D ^a   Filiol, Norman M ^b   Du, Qinghong ^a   Kostamovaara, Juha ^a  

^a UNIVERSITY OF OULU   (Finland)

^b Kaben Research Inc   (Canada)

Author keywords

Bluetooth; Delta Sigma; Frequency modulation (FM); Frequency shift keying (FSK); Gausian frequency shift keying (GFSK); General packet radio service (GPRS); Global system for mobile communications (GSM); GMSK minimum shift keying (MSK); Multimode; Radio

Indexed keywords

CRYSTAL OSCILLATORS; FREQUENCY SHIFT KEYING; GLOBAL SYSTEM FOR MOBILE COMMUNICATIONS; MICROPROCESSOR CHIPS; NOISE ABATEMENT; RADIO; SATELLITES; SEMICONDUCTING SILICON COMPOUNDS;

PHASE NOISE;

FREQUENCY SYNTHESIZERS;

EID: 0344430052     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSII.2003.819132     Document Type: Article

References (15)

1. N. J. R. King, "Phase Locked Loop Variable Frequency Generator," U.S. Patent US4 204 174, May 1980.
2. W. Rhee, B. Sup-Song, and A.Akbar Ali, "A 1.1 GHz CMOS fractional-N frequency synthesizer with a 2-b third-order ΔΣ modulator," IEEE J. Solid-State Circuits, vol. 35, pp. 1453-1460, Oct. 2000.
3. W. Rhee, B. Bisanti, and A. Ali, "An 18 mW 2.5 GHz/900-MHz BiCMOS dual frequency synthesizer with < 10 Hz carrier resolution," IEEE J. Solid-State Circuits, vol. 37, pp. 515-520, Apr. 2002.
4. S. Willingham et al., "An integrated 2.5 GHz AS frequency synthesizer with 5 μs settling and 2 Mb/s closed loop modulation," in Proc. Int. Solid-State Circuits Conf., San Francisco, CA, Feb. 2000, pp. 200-201.
5. T. Riley and J. Kostamovaara, "A hybrid fractional-N frequency synthesizer," IEEE Trans. Circuits Syst. II, vol. 50, pp. 176-180, Apr. 2003.
6. J. A. Crawford, Frequency Synthesizer Design Handbook. Norwood, MA: Artech House, 1994.
7. M. Perrott, M. Trott, and C. Sodini, "A modeling approach for ΔΣ fractional-N frequency synthesizers allowing straightforward noise analysis," IEEE J. Solid-State Circuits, vol. 37, pp. 1028-1038, Aug. 2002.
8. D. Banerjee. (2001) PLL Performance, Simulation and Design [Online] http://www.national.com/appinfo/wireless/files/Deansbook_4_01.pdf
9. E. Hegazi and A. A. Abidi, "A 17-mW transmitter and frequency synthesizer for 900-MHz GSM fully integrated in 0.35-um CMOS," IEEE J. Solid-State Circuits, vol. 38, pp. 782-792, May 2003.
10. E. Vittoz and J. Fellrath, "CMOS analog integrated circuits based on weak inversion operation," IEEE J. Solid-State Circuits, vol. SC-12, pp. 224-231, June 1977.
11. E. Vittoz, M. Degrauwe, and S. Bitz, "High-performance crystal oscillator circuits: theory and application," IEEE J. Solid-State Circuits, vol. 23, pp. 774-783, June 1988.
12. D. Aebischer, H. Oguey, and V. R. von Kaenel, "A 2.1-MHz crystal oscillator time base with a current consumption under 500 nA," IEEE J. Solid-State Circuits, vol. 32, pp. 999-1005, July 1997.
13. B. De Muer and M. Steyaert, "A CMOS monolithic ΔΣ-controlled fractional-N frequency synthesizer for DCS-1800, " IEEE J. Solid-State Circuits, vol. 37, pp. 835-844, July 2002.
14. R. Ahola and K. Halonen, "A 2 GHz ΔΣ fractional-N synthesizer in 0.35 μm CMOS," in Proc. Eur. Solid-State Circuits Conf., Stockholm, Sweden, Sept. 2000, pp. 472-475.
15. C.-H. Heng and B.-S. Song, "A 1.8 GHz CMOS fractional-N frequency synthesizer with randomized multi-phase VCO," in Proc. Custom Integrated Circuits Conf., Orlando, FL, 2002.