A GMSK modulator using a Δσ frequency discriminator-based synthesizer

IEEE Journal of Solid-State Circuits

Volumn 36, Issue 8, 2001, Pages 1218-1227

  Bax, Walter T ^a,b   Copeland, Miles A ^a,c  

^a IEEE   (Canada)

^b SiGe Semiconductor   (Canada)

^c CARLETON UNIVERSITY   (Canada)

Author keywords

Continuous phase modulation; Delta sigma; Digital radio; Frequency discriminator; Frequency modulation; GMSK; GSM; Phase locked loop; Synthesizer

Indexed keywords

FREQUENCY DISCRIMINATORS; PHASE NOISE;

CMOS INTEGRATED CIRCUITS; DIGITAL FILTERS; DIGITAL TO ANALOG CONVERSION; EQUALIZERS; FIELD PROGRAMMABLE GATE ARRAYS; FREQUENCY MODULATION; FREQUENCY SYNTHESIZERS; GLOBAL SYSTEM FOR MOBILE COMMUNICATIONS; MODULATORS; PHASE LOCKED LOOPS; SPURIOUS SIGNAL NOISE; VARIABLE FREQUENCY OSCILLATORS; WIRELESS TELECOMMUNICATION SYSTEMS;

RADIO TRANSMITTERS;

EID: 0035429509     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.938372     Document Type: Article

References (19)

1. A 2.7V single chip GSM transceiver RF integrated circuit
2. Open loop modulation of VCO's for cordless telecommunications
3. A simplified continuous phase modulator technique
4. A 27 mW CMOS fractional-N synthesizer/modulator IC
5. A Δσ frequency discriminator based synthesizer
6. A two-loop third-order multistage Δσ frequency to digital converter
7. A GSM modulator using a Δσ frequency discriminator based synthesizer
8. A single-loop second-order Δσ frequency discriminator
9. A use of double integration in sigma delta modulation
10. An oversampling delta-sigma frequency discriminator
11. A sub-micron BiCMOS technology for telecommunications
12. A 12 bit 200 MHz low glitch CMOS D/A converter
13. Low-voltage analog CMOS circuit techniques
14. A single-chip Si-bipolar 1.6 GHz VCO with integrated bias network
15. A pipelined multiplier-accumulator using a high-speed, low-power static and dynamic full adder design
16. Double interpolation for digital-to-analog conversion