SWIFT: A low-power network-on-chip implementing the token flow control router architecture with swing-reduced interconnects

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 21, Issue 8, 2013, Pages 1432-1446

  Postman, Jacob ^a   Krishna, Tushar ^b   Edmonds, Christopher ^c   Peh, Li Shiuan ^b   Chiang, Patrick ^a  

^a Oregon State University   (United States)

^b Department of Electrical Engineering and Computer Science   (United States)

^c MICROSOFT   (United States)

Author keywords

Architecture; circuits; interconnect; low power design; on chip networks; routing

Indexed keywords

CIRCUIT DESIGN TECHNIQUES; INTERCONNECT; LOW-POWER DESIGN; MAXIMUM OPERATING FREQUENCY; ON-CHIP NETWORKS; ROUTER ARCHITECTURE; ROUTING; TRAFFIC GENERATORS;

ARCHITECTURE; EMBEDDED SYSTEMS; FLOW CONTROL; MICROPROCESSOR CHIPS; NETWORK ARCHITECTURE; NETWORKS (CIRCUITS); ROUTERS; SERVERS; VLSI CIRCUITS;

LOW POWER ELECTRONICS;

EID: 84881115715     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2012.2211904     Document Type: Article

References (29)

1. M. B. Taylor, J. Kim, J. Miller, D. Wentzlaff, F. Ghodrat, B. Greenwald, H. Hoffman, P. Johnson, J.-W. Lee, W. Lee, A. Ma, A. Saraf, M. Seneski, N. Shnidman, V. Strumpen, M. Frank, S. Amarasinghe, and A. Agarwal, "The raw microprocessor: A computational fabric for software circuits and general-purpose programs," IEEE Micro, vol. 22, no. 2, pp. 25-35, Mar.-Apr. 2002.
2. P. Gratz, C. Kim, K. Sankaralingam, H. Hanson, P. Shivakumar, S. W. Keckler, and D. Burger, "On-chip interconnection networks of the TRIPS chip," IEEE Micro, vol. 27, no. 5, pp. 41-50, Sep.-Oct. 2007.
3. Y. Hoskote, S. Vangal, A. Singh, N. Borkar, and S. Borkar, "A 5-GHz mesh interconnect for a teraflops processor," IEEE Micro, vol. 27, no. 5, pp. 51-61, Sep.-Oct. 2007.
4. D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, M. Mattina, C.-C. Miao, J. F. Brown, III, and A. Agarwal, "On-chip interconnection architecture of the Tile processor," IEEE Micro, vol. 27, no. 5, pp. 15-31, Sep.-Oct. 2007.
5. W. Dally and B. Towles, Principles and Practices of Interconnection Networks. San Mateo, CA: Morgan Kaufmann, 2003.
6. R. Mullins, A. West, and S. Moore, "Low-latency virtual-channel routers for on-chip networks," in Proc. 31st Annu. Int. Symp. Comput. Arch., Jun. 2004, pp. 1-188.
7. H. Matsutani, M. Koibuchi, H. Amano, and T. Yoshinaga, "Prediction router: Yet another low latency on-chip router architecture," in Proc. High-Perform. Comput. Arch., Feb. 2009, pp. 367-378.
8. A. Kumar, L.-S. Peh, and N. K. Jha, "Token flow control," in Proc. 41st Int. Symp. Microarch., Nov. 2008, pp. 342-353.
9. A. Kumar, L.-S. Peh, P. Kundu, and N. K. Jha, "Express virtual channels: Toward the ideal interconnection fabric," in Proc. 34th Annu. Int. Symp. Comput. Arch., Jun. 2007, pp. 150-161.
10. L. Xin and C. S. Choy, "A low-latency NoC router with lookahead bypass," in Proc. Int. Symp. Circuits Syst., Jun. 2010, pp. 3981-3984.
11. A. Kumar, P. Kunduz, A. P. Singhx, L.-S. Pehy, and N. K. Jhay, "A 4.6 Tbits/s 3.6 GHz single-cycle NoC router with a novel switch allocator in 65 nm CMOS," in Proc. 25th Int. Conf. Comput. Design, Oct. 2007, pp. 63-70.
12. J. Bae, J.-Y. Kim, and H.-J. Yoo, "A 0.6 pJ/b 3 Gb/s/ch transceiver in 0.18 μm CMOS for 10 mm on-chip interconnects," in Proc. IEEE Int. Symp. Circuit Syst., May 2008, pp. 2861-2864.
13. B. Kim and V. Stojanovic, "A 4Gb/s/ch 356 fJ/b 10 mm equalized on-chip interconnect with nonlinear charge-injecting transmit filter and transimpedance receiver in 90 nm CMOS," in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2009, pp. 66-68.
14. D. Schinkel, E. Mensink, E. A. M. Klumperink, E. van Tuijl, and B. Nauta, "A 3-Gb/s/ch transceiver for 10-mm uninterrupted RC-limited global on-chip interconnects," IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 297-306, Jan. 2006.
15. K. Lee, S.-J. Lee, and H.-J. Yoo, "Low-power network-on-chip for highperformance SoC design," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 2, pp. 148-160, Feb. 2006.
16. H.-S. Wang, L.-S. Peh, and S. Malik, "Power-driven design of router microarchitectures in on-chip networks," in Proc. 36th Annu. IEEE/ACM Int. Symp., Dec. 2003, pp. 105-116.
17. L. Shang, L.-S. Peh, and N. Jha, "Dynamic voltage scaling with links for power optimization of interconnection networks," in Proc. High-Perform. Comput. Arch., Feb. 2003, pp. 91-102.
18. C.-H. Chen, S. Park, T. Krishna, and L.-S. Peh, "A low-swing crossbar and link generator for low-power networks-on-chip," in Proc. Int. Conf. Comput.-Aided Design, Nov. 2011, pp. 779-786.
19. A. Kodi, A. Louri, and J. Wang, "Design of energy-efficient channel buffers with router bypassing for network-on-chips (NoCs)," in Proc. Int. Symp. Qual. Electron. Design, Mar. 2009, pp. 826-832.
20. J. Kim, J. Balfour, and W. Dally, "Flattened butterfly topology for on-chip networks," in Proc. 40th Annu. IEEE/ACM Int. Symp. Micro, Chicago, IL, Dec. 2007, pp. 172-182.
21. G. Michelogiannakis, J. Balfour, and W. Dally, "Elastic-buffer flow control for on-chip networks," in Proc. High-Perform. Comput. Arch., Feb. 2009, pp. 151-162.
22. M. Galles, "Scalable pipelined interconnect for distributed endpoint routing: The SGI SPIDER chip," in Proc. High-Perform. Interconn., Aug. 1996, pp. 1-6.
23. J. Oh, M. Prvulovic, and A. Zajic, "TLSync: Support for multiple fast barriers using on-chip transmission lines," in Proc. 38th Annu. Int. Symp. Comput. Arch., 2011, pp. 105-116.
24. T. Krishna A. Kumar, P. Chiang, M. Erez, and L.-S. Peh, "NoC with near-ideal express virtual channels using global-line communication," in Proc. High-Perform. Interconn., 2008, pp. 11-20.
25. D. Schinkel, E. Mensink, E. Klumperink, E. van Tuijl, and B. Nauta, "Low-power, high-speed transceivers for network-on-chip communication," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 17, no. 1, pp. 12-21, Jan. 2009.
26. S. Rusu, S. Tam, H. Muljono, D. Ayers, J. Chang, R. Varada, M. Ratta, and S. Vora, "A 45 nm 8-core enterprise Xeon® processor," IEEE J. Solid-State Circuits, vol. 45, no. 1, pp. 7-14, Jan. 2010.
27. E. Mensink, D. Schinkel, E. Klumperink, E. van Tuijl, and B. Nauta, "Optimally-placed twists in global on-chip differential interconnects," in Proc. Eur. Solid-State Circuits Conf., Sep. 2005, pp. 475-478.
28. L.-S. Peh and W. J. Dally, "A delay model and speculative architecture for pipelined routers," in Proc. High-Perform. Comput. Arch., Jan. 2001, pp. 255-266.
29. J. Postman and P. Chiang, "Energy-efficient transceiver circuits for short-range on-chip interconnects," in Proc. Custom Integr. Circuits Conf., Sep. 2011, pp. 1-4.