NoC with near-ideal express virtual channels using global-line communication

Proceedings - Symposium on the High Performance Interconnects, Hot Interconnects

Volumn , Issue , 2008, Pages 11-20

  Krishna, Tushar ^a   Kumar, Amit ^a   Chiang, Patrick ^b   Erez, Mattan ^c   Peh, Li Shiuan ^a  

^a Princeton University   (United States)

^b Oregon State University   (United States)

^c The University of Texas at Austin   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FLOW CONTROL SIGNALS; FLOW CONTROL TECHNIQUES; HEAVY LOADS; HIGH BANDWIDTHS; INTER-CONNECTS; INTERMEDIATE ROUTERS; LOW LATENCIES; NETWORKS ON CHIPS; PROCESSOR CORES; VIRTUAL CHANNELS;

BIOLOGICAL MATERIALS; COMMUNICATION CHANNELS (INFORMATION THEORY); ELECTRIC NETWORK TOPOLOGY; ELECTRIC WIRE; FLOW CONTROL; OPTICAL INTERCONNECTS; ROUTERS; TELECOMMUNICATION SYSTEMS; WIRE;

COMPUTER NETWORKS;

EID: 57849125522     PISSN: 15504794     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HOTI.2008.22     Document Type: Conference Paper

References (25)

1. AMD. ATI Radeon HD 2900 Graphics Technology. http://ati.amd.com/products/ Radeonhd2900/specs.html.
2. M. F. Chang, J. Cong, A. Kaplan, M. Naik, G. Reinman, E. Socher, and S. Tam. CMP network-on-chip overlaid with multi-band RF-interconnect. In International Conference on High-Performance Computer Architecture, February 2008.
3. R. Chang, N. Talwalkar, C. Yue, and S. Wong. Near speed-of-light signaling over on-chip electrical interconnects. IEEE Journal of Solid State Circuits, 38:834-838, May 2003.
4. W. J. Dally and B. Towles. Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers, 2004.
5. M. Galles. Scalable pipelined interconnect for distributed endpoint routing: The SGI SPIDER chip. In Proc. Hot Interconnects 4, Aug. 1996.
6. P. Gratz et al. Implementation and evaluation of on-chip network architectures. In Proc. Int. Conf. Computer Design, Oct. 2006.
7. R. Ho, T. Ono, F. Liu, R. Hopkins, A. Chow, J. Schauer, and R. Drost. High-speed and low-energy capacitively-driven on-chip wires. IEEE Solid-State Circuits Conference, pages 412-413, February 2007.
8. Y. Hoskote, S. Vangal, A. Singh, N. Borkar, and S. Borkar. A 5-GHz mesh interconect for a teraflops processor. IEEE Micro, 27(5):51-61, Sept. 2007.
9. H. Ito, M. Kimura, K. Miyashita, T. Ishii, K. Okada, and K. Masu. A bidirectional- and multi-drop-transmission-line interconnect for multipoint-to-multipoint on-chip communications. IEEE Journal of Solid-State Circuits, pages 1020-1029, April 2008.
10. A. Jose, G. Patounakis, and K. L. Shepard. Pulse current-mode signalling for nearly speed-of-light intrachip communications. IEEE Journal of Solid State Circuits, 41:772-780, April 2006.
11. A. P. Jose and K. L. Shepard. Distributed loss-compensation techniques for energy-efficient low-latency on-chip communications. IEEE Journal of Solid State Circuits, 42:1415-1424, June 2007.
12. J. A. Kahle et al. Introduction to the Cell multiprocessor. IBM Journal of Research and Development, 49(4/5), 2005.
13. B. Kim and V. Stojanovic. Equalized interconnects for on-chip networks: Modeling and optimization framework. In International Conference on Computer-Aided Design, pages 552-559, November 2007.
14. N. Kirman, M. Kirman, R. K. Dokania, J. F. Martinez, A. B. Apsel, M. A. Watkins, and D. H. Albonesi. Leveraging optical technology in future bus-based chip multiprocessors. In International Symposium on Microarchitecture, pages 492-503, December 2006.
15. A. Kumar, P. Kundu, A. P. Singh, L.-S. Peh, and N. K. Jha. A 4.6Tbits/s 3.6GHz single-cycle noc router with a novel switch allocator in 65nm CMOS. In Proc. Int. Conf. Computer Design, Oct. 2007.
16. A. Kumar, L.-S. Peh, P. Kundu, and N. K. Jha. Express virtual channels: Towards the ideal interconnection fabric. In Proc. Int. Symp. Computer Architecture (and IEEE Micro Top Picks 2008), June 2007.
17. M.-J. E. Lee, W. Dally, and P. Chiang. Low-power area- efficient high-speed i/o circuit techniques. IEEE Journal of Solid-State Circuits, 35(11): 1591-1591, November 2000.
18. E. Mensink, D. Schinkel, E. Klumperink, E. van Tuijl, and B. Nauta. A 0.28pf/b 2gb/s/ch transceiver in 90nm cmos for 10mm on-chip interconnects. IEEE Solid-State Circuits Conference, pages 412-413, February 2007.
19. S. S. Mukherjee, P. Bannon, S. Lang, A. Spink, and D. Webb. The Alpha 21364 network architecture. IEEE Micro, 22(l):26-35, Jan./Feb. 2002.
20. R. Mullins, A. West, and S. Moore. Low-latency virtual-channel routers for on-chip networks. In Proc. Int. Symp. Computer Architecture, June 2004.
21. J. D. Owens, W. J. Dally, D. N. J. Ron Ho, S. W. Keckler, and L.-S. Peh. Research challenges for on-chip interconnection networks. IEEE Micro, pages 96-108, Sep./Oct. 2007.
22. L.-S. Peh and W. J. Dally. Flit-reservation flow control. In Proc. Int. Symp. High Performance Computer Architecture, pages 73-84, Jan. 2000.
23. L.-S. Peh and W. J. Dally. A delay model and speculative architecture for pipelined routers. In Proc. Int. Symp. High Performance Computer Architecture, pages 255-266, Jan. 2001.
24. A. Shacham, K. Bergman, and L. P. Carloni. The case for low-power photonic networks on chip. In Design Automation Conference, pages 132-135, June 2007.
25. H.-S. Wang, L.-S. Peh, and S. Malik. Power-driven design of router microarchitectures in on-chip networks. In Proc. Int. Symp. Microarchitecture, pages 105-116, Nov. 2003.