A low-swing crossbar and link generator for low-power networks-on-chip

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2011, Pages 779-786

  Chen, Chia Hsin Owen ^a   Park, Sunghyun ^a   Krishna, Tushar ^a   Peh, Li Shiuan ^a  

^a USA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATED LAYOUT; CUSTOM CIRCUITS; DATA PATHS; HIGH BIT RATES; IN-CHIP; IP BLOCK; LOW POWER; LOW SWING; MULTI-PROCESSORS; NETWORKS ON CHIPS; POWER EFFICIENCY; POWER REDUCTIONS; SYSTEMS ON CHIPS;

COMPUTER AIDED DESIGN; ROUTERS;

MICROPROCESSOR CHIPS;

EID: 84862964953     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2011.6105418     Document Type: Conference Paper

References (23)

1. A. Pullini, F. Angiolini, S. Murali, D. A. G. D. Micheli, and L. Benini, "Bringing NoCs to 65nm," IEEE Micro, vol. 12, no. 5, pp. 75-85, September 2007.
2. A. Bakhoda, G. L. Yuan, W. W. L. Fung, H. Wong, and T. M. Aamodt, "Analyzing CUDA Workloads Using a Detailed GPU Simulator," in IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS 2009), April 2009, pp. 163-174.
3. D. Wentzlaff et al., "On-chip interconnection architecture of the tile processor," IEEE Micro, vol. 27, no. 5, pp. 15-31, 2007.
4. Y. Hoskote, S. Vangal, A. Singh, N. Borkar, and S. Borkar, "A 5-ghz mesh interconnect for a teraflops processor," IEEE Micro, vol. 27, no. 5, pp. 51-61, September 2007.
5. M. B. Taylor, W. Lee, J. Miller, D. Wentzlaff, I. Bratt, B. Greenwald, H. Hoffmann, P. Johnson, J. Kim, J. Psota, A. Saraf, N. Shnidman, V. Strumpen, M. Frank, S. Amarasinghe, and A. Agarwal, "Evaluation of the Raw microprocessor: An exposed-wire-delay architecture for ILP and streams," in Proc. Intl. Symp. Computer Architecture (ISCA), June 2004.
6. K. Sankaralingam, R. Nagarajan, H. Liu, C. Kim, J. Huh, D. Burger, S. W. Keckler, and C. R. Moore, "Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture," in Proc. Intl. Symp. Computer Architecture (ISCA), June 2003.
7. S. Vangal, N. Borkar, and A. Alvandpour, "A six-port 57gb/s doublepumped nonblocking router core," in Symp. VLSI Circuits, June 2005, pp. 268-269.
8. H. Wang, L.-S. Peh, and S. Malik, "Power-driven design of router microarchitectures in on-chip networks," in Proc. Intl. Symp. Microar- chitecture (MICRO), 2003.
9. K. Lee, S.-J. Lee, S.-E. Kim, H.-M. Choi, D. Kim, S. Kim, M.- W. Lee, and H.-J. Yoo, "A 51mw 1.6ghz on-chip network for lowpower heterogeneous SoC platform," in IEEE Intl. Solid-State Circuits Conference (ISSCC), February 2004.
10. B. Kim and V. Stojanovic, "A 4gb/s/ch 356fj/b 10mm equalized onchip interconnect with nonlinear charge-injecting transmit filter and transimpedance receiver in 90nm cmos," IEEE International Solid-State Circuits Conference, Digest of Technical Papers., pp. 66-68, Feb. 2009.
11. D. Schinkel, E. Mensink, E. Klumperink, A. van Tuijl, and B. Nauta, "Low-power, high-speed transceivers for network-on-chip communication," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 17, no. 1, pp. 12-21, January 2009.
12. M. Sinha and W. Burleson, "Current-sensing for crossbars," in IEEE Intl. ASIC/SOC Conference, September 2001.
13. P. Wijetunga, "High-performance crossbar design for system-on-chip," System-on-Chip for Real-Time Applications, International Workshop on, vol. 0, p. 138, 2003.
14. T. Krishna, J. Postman, C. Edmonds, L.-S. Peh, and P.Chiang, "SWIFT: A SWing-reduced Interconnect For a Token-based Network-on-Chip in 90nm CMOS," in Proc. Intl. Conference on Computer Design (ICCD), Oct. 2010.
15. R. Sredojevic and V. Stojanovic, "Optimization-based framework for simultaneous circuit-and-system design-space exploration: A high-speed link example," Computer-Aided Design, International Conference on, vol. 0, pp. 314-321, 2008.
16. "ARM AMBA," http://www.arm.com/products/system-ip/amba.
17. "Stbus communication system: Concepts and definitions," http://www.st.com/stonline/books/pdf/docs/14178.pdf.
18. D. Wingard, "Micronetwork-based integration for SoCs," in Proc. De- sign Automation Conference (DAC), May 2001, pp. 673-677.
19. "IBM CoreConnect," https://www-01.ibm.com/chips/techlib/ techlib.nsf/productfamilies/CoreConnectBusArchitecture.
20. M. A. Shalan, E. S. Shin, and V. J. M. III, "DX-GT: Memory management and crossbar switch generator for multiprocessor system-on-achip, " in Proc. Workshop on Synthesis and System Integration of MIxed Technologies, April 2003, pp. 357-364.
21. M. Dall'Osso, G. Biccari, L. Giovannini, D. Bertozzi, and L. Benini, "xpipes: a latency insensitive parameterized network-on-chip architecture for multi-processor SoCs," in Proc. Intl. Conference on Computer Design (ICCD), October 2003.
22. J. M. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits: A Design Perspective, second edition. Prentice Hall, 2003.
23. W. J. Dally and B. Towles, Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers, 2004.