Applications of multi-terminal memristive devices: A review

IEEE Circuits and Systems Magazine

Volumn 13, Issue 2, 2013, Pages 23-41

  Sacchetto, Davide ^a   Gaillardon, Pierre Emmanuel ^a   Zervas, Michael ^a   Carrara, Sandro ^a   De Micheli, Giovanni ^a   Leblebici, Yusuf ^a  

^a EPFL   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

HIGH INTEGRATION DENSITY; LOGIC APPLICATIONS; PHYSICAL MECHANISM; PRACTICAL REALIZATIONS; RESISTIVE RAMS (RERAM); SCHOTTKY BARRIERS; SENSING APPLICATIONS; TWO-TERMINAL DEVICES;

ELECTRON DEVICES; MEMRISTORS; NANOWIRES;

RANDOM ACCESS STORAGE;

EID: 84878333294     PISSN: 1531636X     EISSN: None     Source Type: Journal    
DOI: 10.1109/MCAS.2013.2256258     Document Type: Review

References (42)

1. S. H. Jo, K. Kim, and W. Lu, "High-density crossbar arrays based on a Si memristive system," Nano Lett., vol. 9, pp. 870-874, Feb. 2009.
2. D. B. Strukov and K. K. Likharev. (2005). CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices. Nanotechnology [Online]. 16(6), p. 888. Available: http://stacks.iop.org/0957- 4484/16/i=6/a=045
3. D. Sacchetto, M. Zervas, Y. Temiz, G. De Micheli, and Y. Leblebici, "Resistive programmable through silicon vias for reconfigurable 3D fabrics," IEEE Trans. Nanotechnol., vol. 11, no. 1, pp. 8-11, Jan. 2012.
4. P.-E. Gaillardon, D. Sacchetto, S. Bobba, Y. Leblebici, and G. De Micheli, "GMS: Generic memristive structure for non-volatile FPGAs," in Proc. 2012 IEEE/IFIP 20th Int. Conf. VLSI and System-on-Chip (VLSI-SoC), pp. 94-98.
5. J. Borghetti, Z. Li, J. Straznicky, X. Li, D. A. A. Ohlberg, W. Wu, D. R. Stewart, and R. S. Williams, "A hybrid nanomemristor/transistor logic circuit capable of self-programming," Proc. Natl. Acad. Sci. U. S. A., vol. 106, pp. 1699-1703, Feb. 2009.
6. J. Borghetti, G. S. Snider, P.J. Kuekes, J. J. Yang, D. R. Stewart, and R. S. Williams, "'Memristive' switches enable 'stateful' logic operations via material implication," Nature, vol. 464, pp. 873-876, Apr. 2010.
7. L. Chua, "Memristors: A new nanoscale CNN cell," in Cellular Nanoscale Sensory Wave Computing. New York: Springer-Verlag, 2010, pp. 87-115.
8. L. Chua and S. M. Kang, "Memristive devices and systems," Proc. IEEE, vol. 64, no. 2, pp. 209-223, Feb. 1976.
9. Y. V. Pershin and M. D. Ventra, "Experimental demonstration of associative memory with memristive neural networks," Neural Netw., vol. 23, no. 7, pp. 881-886, 2010.
10. X. Duan, Y. Huang, and C. M. Lieber. (2002). Nonvolatile memory and programmable logic from molecule-gated nanowires. Nano Lett. [Online]. 2(5), pp. 487-490. Available: http://pubs.acs.org/doi/abs/10.1021/nl025532n (Pubitemid 135706375)
11. X. Wang, Y. Chen, Y. Gu, and H. Li, "Spintronic memristor temperature sensor," IEEE Electron Device Lett., vol. 31, no. 1, pp. 20-22, Jan. 2010.
12. T. Sakamoto, N. Banno, N. Iguchi, H. Kawaura, S. Kaeriyama, M. Mizuno, K. Terabe, T. Hasegawa, and M. Aono, "Three terminal solid-electrolyte nanometer switch," in IEDM Tech. Dig., Dec. 2005, pp. 475-478. (Pubitemid 46370892)
13. D. Sacchetto, M.-A. Doucey, G. De Micheli, Y. Leblebici, and S. Carrara. (2011). New insight on bio-sensing by nano-fabricated memristors. Bionanoscience [Online]. 1, pp. 1-3. Available: http://dx.doi.org/10.1007/s12668-011-0002-9
14. D. Sacchetto, G. De Micheli, and Y. Leblebici, "Ambipolar Si nanowire field effect transistors for low current and temperature sensing," in Proc. 16th Int. Conf. Solid-State Sensors, Actuators and Microsystems, 2011.
15. S. Ecoffey, M. Mazza, V. Pott, D. Bouvet, A. Schmid, Y. Leblebici, M. Declereq, and A. Ionescu, "A new logic family based on hybrid MOSFET-polysilicon nanowires," in IEDM Tech. Dig., Dec. 2005, pp. 269-272. (Pubitemid 46370842)
16. S. Ecoffey. (2007). Ultra-thin nanograin polysilicon devices for hybrid CMOS-NANO integrated circuits. Ph.D. dissertation [Online]. Available: http://library.epfl.ch/theses/?nr=3722
17. V. Zhirnov, R. Cavin, S. Menzel, E. Linn, S. Schmelzer, D. Brauhaus, C. Schindler, and R. Waser, "Memory devices: Energy-space-time tradeoffs," Proc. IEEE, vol. 98, no. 12, pp. 2185-2200, 2010.
18. Z. Wei, Y. Kanzawa, K. Arita, Y. Katoh, K. Kawai, S. Muraoka, S. Mitani, S. Fujii, K. Katayama, M. Iijima, T. Mikawa, T. Ninomiya, R. Miyanaga, Y. Kawashima, K. Tsuji, A. Himeno, T. Okada, R. Azuma, K. Shimakawa, H. Sugaya, T. Takagi, R. Yasuhara, K. Horiba, H. Kumigashira, and M. Oshima, "Highly reliable TaOx ReRAM and direct evidence of redox reaction mechanism," in Proc. IEEE Int. Electron Devices Meeting, 2008, pp. 1-4.
19. F. Miao, W. Yi, I. Goldfarb, J. J. Yang, M.-X. Zhang, M. D. Pickett, J. P. Strachan, G. Medeiros-Ribeiro, and R. S. Williams. (2012). Continuous electrical tuning of the chemical composition of taox-based memris-tors. ACS Nano [Online]. 6(3), pp. 2312-2318. Available: http://pubs.acs. org/doi/abs/10.1021/nn2044577
20. S.-S. Sheu, M.-F. Chang, K.-F. Lin, C.-W. Wu, Y.-S. Chen, P.-F. Chiu, C.-C. Kuo, Y.-S. Yang, P.-C. Chiang, W.-P. Lin, C.-H. Lin, H.-Y. Lee, P.-Y. Gu, S.-M. Wang, F. Chen, K.-L. Su, C.-H. Lien, K.-H. Cheng, H.-T. Wu, T.-K. Ku, M.-J. Kao, and M.-J. Tsai, "A 4 Mb embedded SLC resistive-ram macro with 7.2 ns read-write random-access time and 160 ns MLC-access capability," in 2011 IEEE Int. Solid-State Circuits Conf. Digest Tech. Papers (ISSCC), pp. 200-202.
21. M. Lin, A. El Gamal, Y.-C. Lu, and S. Wong. Performance benefits of monolithically stacked 3D-FPGA. presented at 2006 ACM/SIGDA 14th Int. Symp. Field Programmable Gate Arrays. [Online]. Available: http://doi.acm.org/10.1145/ 1117201.1117219
22. V. Betz, J. Rose, and A. Marquardt, Eds., Architecture and CAD for Deep-Submicron FPGAs. Norwell, MA: Kluwer, 1999.
23. K. J. Han, N. Chan, S. Kim, B. Leung, V. Hecht, B. Cronquist, D. Shum, A. Tilke, L. Pescini, M. Stiftinger, and R. Kakoschke, "Flash-based field programmable gate array technology with deep trench isolation," in Proc. IEEE Custom Integrated Circuits Conf. 2007 (CICC'07), pp. 89-91.
24. Y. Y. Liauw, Z. Zhang, W. Kim, A. Gamal, and S. Wong, "Nonvolatile 3D-FPGA with monolithically stacked RRAM-based configuration memory," in 2012 IEEE Int. Solid-State Circuits Conf. Digest Tech. Papers (ISSCC), pp. 406-408.
25. E. Linn, R. Rosezin, C. Kügeler, and R. Waser, "Complementary resistive switches for passive nanocrossbar memories," Nat. Mater., vol. 9, no. 5, pp. 403-406, 2010.
26. Y. Chen, H. Lee, P. Chen, C. Tsai, P. Gu, T. Wu, K. Tsai, S. Sheu, W. Lin, C. Lin, et al., "Challenges and opportunities for HfOX based resistive random access memory," in Proc. IEEE Int. Electron Devices Meeting (IEDM), 2011, vol. 31, pp. 1-31.
27. [Online]. Available: http://www.itrs.net
28. J. J. Yang, M. D. Pickett, X. Li, D. A. A. Ohlberg, D. R. Stewart, and R. S. Williams, "Memristive switching mechanism for metal/oxide/metal nanodevices," Nat. Nanotechnol., vol. 3, no. 7, pp. 429-433, July 2008.
29. U. Diebold, "The surface science of titanium dioxide," Surf. Sci. Rep., vol. 48, nos. 5-8, pp. 53-229, 2003.
30. H. Y. Jeong, J. Y. Lee, and S.-Y. Choi, "Interface-engineered amorphous TiO2-based resistive memory devices," Adv. Funct. Mater., vol. 20, no. 22, pp. 3912-3917, 2010.
31. W.-G. Kim and S.-W. Rhee, "Effect of the top electrode material on the resistive switching of TiO2 thin film," Microelectron. Eng., vol. 87, no. 2, pp. 98-103, 2010.
32. D. Sacchetto, M. Ben-Jamaa, G. De Micheli, and Y. Leblebici, "Fabrication and characterization of vertically stacked gate-all-around Si nanowire FET arrays," in Proc. European Solid State Device Research Conf., 2009 (ESSDERC'09), pp. 245-248.
33. S. M. Sze and K. K. Ng, Physics of Semiconductor Devices, 3rd ed. Hoboken, NJ: Wiley, 2007.
34. J. Svensson, A. A. Sourab, Y. Tarakanov, D. S. Lee, S. J. Park, S. J. Baek, Y. W. Park, and E. E. Campbell, "The dependence of the Schottky barrier height on carbon nanotube diameter for Pd-carbon nanotube contacts," Nanotechnology, vol. 20, no. 17, p. 175-204, 2009.
35. D. Sacchetto, M. Ben-Jamaa, S. Carrara, G. De Micheli, and Y. Leblebici, "Memristive devices fabricated with silicon nanowire Schottky barrier transistors," in Proc. 2010 IEEE Int. Symp. Circuits and Systems (ISCAS), pp. 9-12.
36. D. Sacchetto, V. Savu, G. D. Micheli, J. Brugger, and Y. Leblebici, "Ambipolar silicon nanowire FETs with stenciled-deposited metal gate," Microelectronic Engineering, vol. 88, no. 8, pp. 2732-2735, 2011.
37. S. Carrara, Ed., Nano-Bio-Sensing. New Yo rk: Springer-Verlag, 2010.
38. F. Patolsky, G. Zheng, and C. M. Lieber, "Fabrication of silicon nanowire devices for ultrasensitive, label-free, real-time detection of biological and chemical species," Nat. Protocols, vol. 1, no. 4, pp. 1711-1724, Nov. 2006. (Pubitemid 46773292)
39. G. Zheng, F. Patolsky, Y. Cui, W. Wang, and C. Lieber, "Multiplexed electrical detection of cancer markers with nanowire sensor arrays," Nat. Biotechnol., vol. 23, no. 10, pp. 1294-1301, Oct. 2005. (Pubitemid 41486858)
40. D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing memristor found," Nature, 2008.
41. D. Kim, H. G. Lee, H. Jung, and S. H. Kang, "Single-protein molecular interactions on polymer-modified glass substrates for nanoarray chip application using dual-color TIRFM," Bull. Korean Chem. Soc., vol. 28, no. 5, pp. 783-790, May 2007. (Pubitemid 46799888)
42. W. Kusnezow, A. Jacob, A. Walijew, F. Diehl, and J. Hoheisel, "Antibody microarrays: An evaluation of production parameters," Proteomics, vol. 3, no. 3, pp. 254-264, Mar. 2003. (Pubitemid 36343681)