GMS: Generic memristive structure for non-volatile FPGAs

IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC

Volumn 07-10-October-2012, Issue , 2015, Pages 94-98

  Gaillardon, Pierre Emmanuel ^a   Sacchetto, Davide ^a   Bobba, Shashikanth ^a   Leblebici, Yusuf ^a   De Micheli, Giovanni ^a  

^a EPFL   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTATION THEORY; DATA STORAGE EQUIPMENT; DIGITAL STORAGE; PROGRAMMABLE LOGIC CONTROLLERS; RECONFIGURABLE HARDWARE; STATIC RANDOM ACCESS STORAGE; TABLE LOOKUP;

DELAY IMPROVEMENTS; FPGA APPLICATIONS; FPGA ARCHITECTURES; LOOK UP TABLE; MULTIPLEXING SIGNALS; NON-VOLATILE; NON-VOLATILE MEMORY; PROGRAMMABLE MEMORY;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 84959020283     PISSN: 23248432     EISSN: 23248440     Source Type: Conference Proceeding    
DOI: 10.1109/VLSI-SoC.2012.7332083     Document Type: Conference Paper

References (16)

1. G.W. Burr et al., "Overview of candidate device technologies for storage-class-memory," IBM J. R&D, 52(4/5), 2008.
2. Y.S. Chen et al., "Challenges and Opportunities for HfOx Based Resistive Random Access Memory," IEDM Tech. Dig., 2011.
3. S.-S. Sheu et al., "A 4Mb Embedded SLC Resistive-RAM Macro with 7.2ns Read-Write Random-Access Time and 160ns MLC-Access Capability," ISSCC Tech. Dig., 2011.
4. M. Lin et al., "Performance Benefits of Monolithically Stacked 3-D FPGA," IEEE TCAD, 26(2), 2007.
5. V. Betz et al., "Architecture and CAD for Deep-Submicron FPGAs", Kluwer Academic Publishers, 1999.
6. K. J. Han et al., "Flash-based Field Programmable Gate Array Technology with Deep Trench Isolation," IEEE CICC, 2007.
7. Y.Y. Liauw et al., "Nonvolatile 3D-FPGA With Monolithically Stacked RRAM-Based Configuration Memory," ISSCC Tech. Dig., 2012.
8. D. Sacchetto et al., "Resistive Programmable Through Silicon Vias for Reconfigurable 3D Fabrics, IEEE TNANO, 11(1):8-11, 2012.
9. P.-E. Gaillardon et al., "Emerging memory technologies for reconfigurable routing in FPGA architecture," ICECS Tech. Dig., 2010.
10. S. Tanachutiwat, M. Liu, and W. Wang, "FPGA Based on Integration of CMOS and RRAM," IEEE TVLSI, 19(11):2023-2032, Nov. 2011.
11. J. Cong and B. Xiao, "mrFPGA: A novel FPGA architecture with memristor-based reconfiguration," NANOARCH Tech. Dig., 2011.
12. E. Linn, R. Rosezin, C. Kügeler and R. Waser, "Complementary resistive switches for passive nanocrossbar memories," Nature materials, 2010.
13. http://www.eda.ncsu.edu/wiki/FreePDK/
14. Emerging Research Devices, 2011 Edition, ITRS
15. Berkeley Logic Synthesis and Verification Group, ABC, Release 70930. http://www.eecs.berkeley.edu/~alanmi/abc/
16. J. Luu et al., "Architecture description and packing for logic blocks with hierarchy, modes and complex interconnect," ACM FPGA Symp., 2011.