Self-alignment schemes for the implementation of addition-related floating-point operators

ACM Transactions on Reconfigurable Technology and Systems

Volumn 6, Issue 1, 2013, Pages

  Ould Bachir, Tarek ^a   David, Jean Pierre ^a  

^a ÉCOLE POLYTECHNIQUE DE MONTRÉAL   (Canada)

Author keywords

Accumulator; Floating point; FPGA; Redundant arithmetic; Self alignment technique; Summation

Indexed keywords

ACCUMULATOR; FLOATING-POINT; REDUNDANT ARITHMETIC; SELF-ALIGNMENT TECHNIQUES; SUMMATION;

ALIGNMENT; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HARDWARE; SEMICONDUCTOR DEVICE MANUFACTURE;

DIGITAL ARITHMETIC;

EID: 84877898997     PISSN: 19367406     EISSN: 19367414     Source Type: Journal    
DOI: 10.1145/2457443.2457444     Document Type: Article

References (41)

1. Avizienis, A. 1961. Signed-digit number representations for fast parallel arithmetic. IEEE Trans. Electron. Comput. 10, 3, 389-400.
2. Baumhof, C. 1995. A new VLSI vector arithmetic coprocessor for the PC. In Proceedings of the 12th Symposium on Computer Arithmetic. IEEE, 210-215.
3. Beuchat, J.-L. and Muller, J.-M. 2008. Automatic generation of modular multipliers for FPGA applications. IEEE Trans. Comput. 57, 12, 1600-1613.
4. Boukerche, A., Correa, J. M., Melo, A., and Jacobi, R. P. 2010. A hardware accelerator for the fast retrieval of DIALIGN biological sequence alignments in linear space. IEEE Trans. Comput. 59, 6, 808-821.
5. Chiu, M. and Herbordt, M. C. 2010. Molecular dynamics simulations on high-performance reconfigurable computing systems. ACM Trans. Reconfig. Technol. Syst. 3, 4, Article 23.
6. de Dinechin, F. and Pasca, B. 2011. Designing custom arithmetic data paths with FloPoCo. IEEE Des. Test Comput. 28, 4, 18-27.
7. de Dinechin, F., Nguyen, H. D., and Pasca, B. 2010. Pipelined FPGA adders. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'10). IEEE, 422-427.
8. de Dinechin, F., Pasca, B., Creţ, O., and Tudoran, R. 2008. An FPGA-specific approach to floating-point accumulation and sum-of-products. In Proceedings of the International Conference on ICECE Technology. IEEE, 33-40.
9. Ercegovac, M. and Lan, T. 2004. Digital Arithmetic. Morgan Kaufmann, San Francisco, CA.
10. Fahmy, H. A. H. and Flynn, M. J. 2003. The case for a redundant format in floating point arithmetic. In Proceedings of the IEEE Symposium on Computer Arithmetic. IEEE, 95-102.
11. Fahmy, H. A. H., Liddicoat, A. A., and Flynn, M. J. 2001. Improving the effectiveness of floating point arithmetic. In Conference Record of the 35th Asilomar Conference on Signals, Systems and Computers. Vol. 1, IEEE, 875-879.
12. Farmwald, P. M. 1981. On the design of high performance digital arithmetic units. Ph.D. dissertation. Stanford University.
13. Hemmert, K. S. and Underwood, K. D. 2010. Fast, efficient floating-point adders and multipliers for FPGAs. ACM Trans. Reconfig. Technol. Syst. 3, 3, Article 11.
14. Higham, N. J. 1993. The accuracy of floating point summation. SIAM J. Sci. Comput. 14, 783-799.
15. IEEE. 2008. IEEE-754, Standard for floating-point arithmetic.
16. Jaberipur, G., Parhami, B., and Gorgin, S. 2010. Redundant-digit floating-point addition scheme based on a stored rounding value. IEEE Trans. Comput. 59, 5, 694-706.
17. Jaiswal, M. K. and Chandrachoodan, N. 2012. FPGA-based high-performance and scalable block LU decomposition architecture. IEEE Trans. Comput. 61, 1, 60-72.
18. Kahan, W. 1971. A survey of error analysis. In Proceedings of the IFIP Congress. 1214-1239.
19. Kapre, N. and DeHon, A. 2007. Optimistic parallelization of floating-point accumulation. In Proceedings of the IEEE Symposium on Computer Arithmetic. IEEE, 205-216.
20. Kim, D. and Kim. L.-S. 2009. A floating-point unit for 4D vector inner product with reduced latency. IEEE Trans. Comput. 58, 7, 890-901.
21. Koren, I. 2001. Computer Arithmetic Algorithms. A. K. Peters, Ltd., Natick, MA.
22. Kulisch, U. 2002. Advanced Arithmetic for Digital Computer: Design of Arithmetic Units. Springer.
23. Langhammer, M. and VanCourt, T. 2009. FPGA floating point datapath compiler. In Proceedings of the IEEE Symposium on Field Programmable Custom Computing Machines. 259-262.
24. Luo, Z. and Martonosi, M. 2000. Accelerating pipelined integer and floating-point accumulations in configurable hardware with delayed addition techniques. IEEE Trans. Comput. 49, 3, 208-218.
25. Morris, G. R. and Prasanna, V. K. 2005. An FPGA-based floating-point Jacobi iterative solver. In Proceedings of the 8th International Symposium on Parallel Architectures, Algorithms and Networks. IEEE.
26. Muller, J.-M. 2005. On the definition of ulp(x). Tech. rep. RR-5504. INRIA.
27. Muller, J.-M., Brisebarre, N., de Dinechin, F., Jeannerod, C.-P., Lefèvre, V., Melquiond, G., Revol, N., Stehlé, D., and Torres, S. 2010. Handbook of Floating-Point Arithmetic. Birkhauser.
28. Nagarajan, K., Holland, B., George, A., Slatton, A., and Lam, H. 2009. Accelerating machine-learning algorithms on FPGAs using pattern-based decomposition. J. Signal Process. Syst. 60, 1, 1-21.
29. Ould-Bachir, T. and David, J.-P. 2010. Performing floating-point accumulation on a modern fpga in single and double precision. In Proceedings of the International Symposium on Field-Programmable Custom Computing Machines (FCCM'10). IEEE, 105-108.
30. Parhami, B. 1990. Generalized signed-digit number systems: a unifying framework for redundant number representations. IEEE Trans. Comput. 39, 1, 89-98.
31. Rump, S. M. 1999. INTLAB: INTerval LABoratory. In Developments in Reliable Computing, Tibor Csendes Ed., Kluwer Academic Publishers, Dordrecht, 77-104.
32. Rump, S. M. 2009. Ultimately fast accurate summation. SIAM J. Sci. Comput. 31, 5, 3466-3502.
33. Rump, S, M., Ogita, T., and Oishi, S. 2008. Accurate floating-point summation Part I: Faithful rounding. SIAM J. Sci. Comput. 31, 1, 189-224.
34. Swartzlander, E., Jr. and Saleh, H. 2012. FFT implementation with fused floating-point operations. IEEE Trans. Comput. 61, 2, 284-288.
35. Tai, Y.-G., Lo, C.-T. D., and Psarris, K. 2012. Accelerating matrix operations with improved deeply pipelined vector reduction. IEEE Trans. Parallel Distrib. Syst. 23, 2, 202-210.
36. Tenca, A. F. 2009. Multi-operand floating-point addition. In Proceedings of the IEEE Symposium on Computer Arithmetic. IEEE, 161-168.
37. Vangal, S. R., Hoskote, Y. V., Borkar, N. Y., and Alvandpour, A. 2006. A 6.2-GFLOPS floating-point multiply-accumulator with conditional normalization. IEEE J. Solid-State Circuits 41, 10, 2314-2323.
38. Verma, A., Verma, A. K., Parandeh-Afshar, H., Brisk, P., and Ienne, P. 2010. Synthesis of floating-point addition clusters on FPGAs using carry-save arithmetic. In Proceedings of the International Conference on Field Programmable Logic and Applications. IEEE, 19-24.
39. Wang, X. and Leeser, M. 2010. VFloat: A variable precision fixed- and floating-point library for reconfigurable hardware. ACM Trans. Reconfig. Technol. Syst. 3, 3, Article 16.
40. Williams, J., Massie, C., George, A. D., Richardson, J., Gosrani, K., and Lam, H. 2010. Characterization of fixed and reconfigurable multi-core devices for application acceleration. ACM Trans. Reconfig. Technol. Syst. 3, 4, Article 19.
41. Zhuo, L. and Prasanna, V. K. 2008. High-performance designs for linear algebra operations on reconfigurable hardware. IEEE Trans. Comput. 57, 8, 1057-1071.