메뉴 건너뛰기




Volumn 23, Issue 2, 2012, Pages 202-210

Accelerating matrix operations with improved deeply pipelined vector reduction

Author keywords

algorithm design and analysis.; parallel algorithms; parallel and vector implementations; pipeline processors; Reconfigurable hardware

Indexed keywords

ALGORITHM DESIGN AND ANALYSIS; COMMON OPERATIONS; DATA HAZARDS; DATA SETS; ENGINEERING APPLICATIONS; INPUT DATAS; LOW LATENCY; MATRIX OPERATIONS; MULTIPLE DATA; PARALLEL AND VECTOR IMPLEMENTATIONS; PIPELINE PROCESSORS; Q R DECOMPOSITION; RE-CONFIGURABLE; REDUCTION METHOD;

EID: 84855352110     PISSN: 10459219     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPDS.2011.141     Document Type: Article
Times cited : (13)

References (20)
  • 1
    • 35448984859 scopus 로고    scopus 로고
    • Sept Xilinx, Inc
    • Xilinx Floating-Point Operator v3.0, Xilinx, Inc., http://www.xilinx.com/ support/documentation/ip-documentation/floating-point-ds335.pdf, Sept. 2006.
    • (2006) Xilinx Floating-Point Operator v3.0
  • 5
    • 0022054523 scopus 로고
    • Vector-reduction techniques for arithmetic pipelines
    • May
    • L.M. Ni and K. Hwang, "Vector-Reduction Techniques for Arithmetic Pipelines," IEEE Trans. Computer, vol. C-34, no. 5, pp. 404-411, May 1985.
    • (1985) IEEE Trans. Computer , vol.C-34 , Issue.5 , pp. 404-411
    • Ni, L.M.1    Hwang, K.2
  • 6
    • 0026104540 scopus 로고
    • An improved vector-reduction method
    • Feb
    • H. Sips and H. Lin, "An Improved Vector-Reduction Method," IEEE Trans. Computer, vol. 40, no. 2, pp. 214-217, Feb. 1991.
    • (1991) IEEE Trans. Computer , vol.40 , Issue.2 , pp. 214-217
    • Sips, H.1    Lin, H.2
  • 8
    • 34547415470 scopus 로고    scopus 로고
    • An FPGA-based application-specific processor for efficient reduction of multiple variable-length floating-point data sets
    • DOI 10.1109/ASAP.2006.11, 4019536, Proceedings - IEEE 17th International Conference on Application-specific Systems, Architectures and Processors, ASAP 2006
    • G.R. Morris, V.K. Prasanna, and R.D. Anderson, "An FPGA-Based Application-Specific Processor for Efficient Reduction of Multiple Variable-Length Floating-Point Data Sets," Proc. 17th IEEE Int'l Conf. Application-Specific Systems, Architectures and Processors (ASAP '06), pp. 323-330, 2006. (Pubitemid 47158351)
    • (2006) Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors , pp. 323-330
    • Morris, G.R.1    Prasanna, V.K.2    Anderson, R.D.3
  • 12
    • 34648814129 scopus 로고    scopus 로고
    • High-performance reduction circuits using deeply pipelined operators on FPGAs
    • DOI 10.1109/TPDS.2007.1068
    • L. Zhuo, G.R. Morris, and V.K. Prasanna, "High-Performance Reduction Circuits Using Deeply Pipelined Operators on FPGAs," IEEE Trans. Parallel Distributed Systems, vol. 18, no. 10, pp. 1377-1392, Oct. 2007. (Pubitemid 47456003)
    • (2007) IEEE Transactions on Parallel and Distributed Systems , vol.18 , Issue.10 , pp. 1377-1392
    • Zhou, L.1    Morris, G.R.2    Prasanna, V.K.3
  • 15
    • 17644368925 scopus 로고    scopus 로고
    • Parallel out-of-core computation and updating of the QR factorization
    • DOI 10.1145/1055531.1055534
    • B.C. Gunter and R.A.V.D. Geijn, "Parallel Out-of-Core Computation and Updating of the QR Factorization," ACM Trans. Math. Software, vol. 31, no. 1, pp. 60-78, 2005. (Pubitemid 40557862)
    • (2005) ACM Transactions on Mathematical Software , vol.31 , Issue.1 , pp. 60-78
    • Gunter, B.C.1    Van De Geijn, R.A.2
  • 19
    • 30344436225 scopus 로고    scopus 로고
    • Xilinx, Inc
    • Virtex-4 Family Overview, Xilinx, Inc., http://www.xilinx.com/support/ documentation/data-sheets/ds112.pdf, 2007.
    • (2007) Virtex-4 Family Overview
  • 20
    • 62949240224 scopus 로고    scopus 로고
    • Xilinx, Inc
    • Virtex-5 Family Overview, Xilinx, Inc., http://www.xilinx.com/support/ documentation/data-sheets/ds100.pdf, 2009.
    • (2009) Virtex-5 Family Overview


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.