Performing floating-point accumulation on a modern FPGA in single and double precision

Proceedings - IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2010

Volumn , Issue , 2010, Pages 105-108

  Bachir, Tarek Ould ^a   David, Jean Pierre ^a  

^a ÉCOLE POLYTECHNIQUE DE MONTRÉAL   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

DOUBLE PRECISION; FPGA DEVICES; HIGH OPERATING FREQUENCY;

COMPUTERS;

DIGITAL ARITHMETIC;

EID: 77954309015     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FCCM.2010.24     Document Type: Conference Paper

References (9)

1. B. Lu, X. Wu, H. Figueroa, and A. Monti, "A low-cost real-time hardware-in-the-loop testing approach of power electronics controls," IEEE Transactions on Industrial Electronics, vol. 54, no. 2, pp. 919-931, April 2007.
2. E. Monmasson and M. Cirstea, "FPGA design methodology for industrial control systems - a review," IEEE Transactions on Industrial Electronics, vol. 54, no. 4, pp. 1824-1842, Aug. 2007.
3. Y. Chen and V. Dinavahi, "FPGA-based real-time EMTP," IEEE Transactions on Power Delivery, vol. 24, no. 2, pp. 892-902, April 2009.
4. E. Duman, H. Can, and E. Akin, "Real time FPGA implementation of induction machine model - a novel approach," in International Aegean Conference on Electrical Machines and Power Electronics, 2007., Sept. 2007, pp. 603-606.
5. T. Li and Y. Fujimoto, "Control system with high-speed and real-time communication links," IEEE Transactions on Industrial Electronics, vol. 55, no. 4, pp. 1548-1557, April 2008.
6. M. Ercegovac and T. Lang, Digital Arithmetic. Morgan Kaufmann, 2004.
7. F. de Dinechin, B. Pasca, O. Creţ, and R. Tudoran, "An FPGA-specific approach to floating-point accumulation and sum-of-products," in Field-Programmable Technologies. IEEE, 2008, pp. 33-40.
8. Z. Luo and M. Martonosi, "Accelerating pipelined integer and floating-point accumulations in configurable hardware with delayed addition techniques," IEEE Transactions on Computers, vol. 49, no. 3, pp. 208-218, Mar 2000.
9. S. Vangal, Y. Hoskote, N. Borkar, and A. Alvandpour, "A 6.2-gflops floating-point multiply-accumulator with conditional normalization," IEEE Journal of Solid-State Circuits, vol. 41, no. 10, pp. 2314-2323, Oct. 2006.