A 1-μW 10-bit 200-kS/s SAR ADC with a bypass window for biomedical applications

IEEE Journal of Solid-State Circuits

Volumn 47, Issue 11, 2012, Pages 2783-2795

  Huang, Guan Ying ^a   Chang, Soon Jyh ^a   Liu, Chun Cheng ^a   Lin, Ying Zu ^a  

^a NATIONAL CHENG KUNG UNIVERSITY   (Taiwan)

Author keywords

Bypass window SAR ADC; incomplete settling tolerance; low power ADC; SAR ADC; successive approximation analog to digital converter

Indexed keywords

ACTIVE AREA; ANALOG TO DIGITAL CONVERTERS; BIOMEDICAL APPLICATIONS; CMOS TECHNOLOGY; DIGITAL CONTROL; DIGITAL-TO-ANALOG CONVERTERS; ENERGY EFFICIENT; FIGURE OF MERITS; LOW POWER; PROOF OF CONCEPT; SAMPLING RATES; SAR ADC; SETTLING ERROR; SIGNAL TO NOISE AND DISTORTION RATIO; SUCCESSIVE APPROXIMATION ANALOG-TO-DIGITAL CONVERTERS; SUCCESSIVE APPROXIMATION REGISTER; SUPPLY VOLTAGES; SWITCHING SEQUENCE; VOLTAGE OFFSETS; WINDOW TECHNIQUES;

ANALOG TO DIGITAL CONVERSION; APPROXIMATION THEORY; CMOS INTEGRATED CIRCUITS; COMPARATORS (OPTICAL); DIGITAL CONTROL SYSTEMS; ENERGY EFFICIENCY; ENERGY UTILIZATION; MEDICAL APPLICATIONS;

DIGITAL INTEGRATED CIRCUITS;

EID: 84869155414     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2012.2217635     Document Type: Article

References (24)

1. H. Y. Yang and R. Sarpeshkar, "A bio-inspired ultra-energy-efficient analog-to-digital converter for biomedical application," IEEE Trans. Circuits Syst. I, vol. 53, pp. 2349-2356, Nov. 2006. (Pubitemid 44824314)
2. R. P. Alberto, D. R. Manuel, and M. Fernando, "Power efficient ADCs for biomedical signal acquisition," in Biomedical Eng., Trends in Electronics, Commun. and Software, A. N. Laskovski, Ed. New York: In-tech, 2011, pp. 171-192.
3. A. Bonfanti, M. Ceravolo, G. Zambra, R. Gusmeroli, T. Borghi, A. S. Spinelli, and A. L. Lacaita, "A multi-channel low-power IC for neural spike recording with data compression and narrowband 400-MHz MC-FSK wireless transmission," in Proc. ESSCIRC, 2010, pp. 330-333.
4. S. O'Driscoll, K. V. Shenoy, and T. H. Meng, "Adaptive resolution ADC array for an implantable neural sensor," IEEE Trans. Biomed. Circuits Syst., vol. 5, pp. 120-130, Apr. 2011.
5. B. R. Gregoire and U. Moon, "An over-60-dB true rail-to-rail performance using correlated level shifting and an opamp with only 30 dB loop gain," IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 2620-2630, Dec. 2008.
6. M. Yoshika, K. Ishikawa, T. Takayama, and S. Tsukamoto, "A 10-b 50-MS/s 820- W SAR ADC with on-chip digital calibration," IEEE Trans. Biomed. Circuits Syst., vol. 4, pp. 410-416, Dec. 2010.
7. S. W. M. Chen and R. W. Brodersen, "A 6-bit 600-MS/s 5.3-mW asynchronous ADC in 0.13- m CMOS," in IEEE ISSCC Dig. Tech. Papers, 2006, pp. 574-575.
8. M. Yoshioka, K. Ishikawa, T. Takayama, and S. Tsukamoto, "A 10 b 50 MS/s 820 W SAR ADC with on-chip digital calibration," in IEEE ISSCC Dig. Tech. Papers, 2010, pp. 384-385.
9. W. Y. Pang, C. S. Wang, Y. K. Chang, N. K. Chou, and C. K. Wang, "A 10-bit 500-KS/s low power SAR ADC with splitting capacitor for bio-medical applications," in Proc. IEEE A-SSCC, 2009, pp. 149-152.
10. C. C. Liu, S. J. Chang, G. Y. Huang, and Y. Z. Lin, "A 10-bit 50-MS/s SAR ADC with a monotonic capacitor switching procedure," IEEE J. Solid-State Circuits, vol. 45, pp. 731-740, Apr. 2010.
11. Y. Zhu, C.-H. Chan, U-F. Chio, S.-W. Sin, S.-P. U, R. P. Martins, and F. Maloberti, "A 10-bit 100-MS/s reference-free SAR ADC in 90 nm CMOS," IEEE J. Solid-State Circuits, vol. 45, pp. 1111-1121, Jun. 2010.
12. C. H. Kuo and C. E. Hsieh, "A high energy-efficiency SAR ADC based on partial floating capacitor switching technique," in Proc. IEEE ESS-CIRC, 2011, pp. 475-478.
13. H. C. Hong and G. M. Lee, "A 65-fJ/conversion-step 0.9-V 200-kS/s rail-to-rail 8-bit successive approximation ADC," IEEE J. Solid-State Circuits, vol. 42, pp. 2161-2167, Oct. 2007.
14. D. Zhang, A. Bhide, and A. Alvandpour, "A 53-nW 9.12-ENOB 1-kS/s SAR ADC in 0.13- m CMOS for medical implant devices," in Proc. IEEE ESSCIRC, 2011, pp. 467-470.
15. S. I. Chang, K. Al-Ashmouny, and E. Yoon, "A 0.5 V 20 fJ/conversion-step rail-to-rail SAR ADC with programmable time-delayed control units for low-power biomedical application," in Proc. IEEE ESSCIRC, 2011, pp. 339-342.
16. T. C. Lu, L. D. Van, C. S. Lin, and C. M. Huang, "A 0.5 V 1 kS/s 2.5 nW 8.52-ENOB 6.8 fJ/conversion-step SAR ADC for biomedical application," in Proc. IEEE CICC, 2011, pp. 1-4.
17. C. C. Liu, S. J. Chang, G. Y. Huang, Y. Z. Lin, C. M. Huang, C. H. Huang, L. Bu, and C. C. Tsai, "A 10 b 100 MS/s 1.13 mW SAR ADC with binary-scaled error compensation," in IEEE ISSCC Dig. Tech. Papers, 2010, pp. 386-387.
18. S. H. Cho, C. K. Lee, J. K. Kwon, and S. T. Ryu, "A 550-mW 10-b 40-MS/s SAR ADC with multistep addition-only digital error correction," IEEE J. Solid-State Circuits, vol. 46, no. 8, pp. 1-12, Aug. 2011.
19. C. C. Liu, S. J. Chang, G. Y. Huang, Y. Z. Lin, and C. M. Huang, "A 1 V 11 fJ/conversion-step 10 bit 10 MS/s asynchronous SAR-ADC in 0.18 m CMOS," in IEEE Symp. VLSI Circuits Dig., 2010, pp. 241-242.
20. M. Yip and A. P. Chandrakasan, "A resolution-reconfigurable 5-to-10 b 0.4-to-1 V power scalable SAR ADC," in IEEE ISSCC Dig. Tech. Papers, 2011, pp. 190-192.
21. S. K. Lee, S. J. Park, Y. Suh, H. J. Park, and J. Y. Sim, "A 21 fJ/con-version-step 100 kS/s 10-bit ADC with a low-noise time-domain comparator for low-power sensor interface," IEEE J. Solid-State Circuits, vol. 46, no. 3, pp. 651-659, Mar. 2011.
22. M. V. Elzakker, E. V. Tuijl, P. Geradets, D. Schinkel, E. A. M. Klumperink, and B. Nauta, "A 10-bit charge-redistribution ADC consuming 1.9 W at 1 MS/s," IEEE J. Solid-State Circuits, vol. 45, no. 5, pp. 1007-1015, May 2010.
23. A. M. Abo and P. R. Gray, "A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 599-606, May 1999.
24. B. P. Ginsburg and A. P. Chandrakasan, "550-MS/s 5-b ADC in 65-nm CMOS with split capacitor array DAC," IEEE J. Solid-State Circuits, vol. 42, no. 4, pp. 739-747, Apr. 2007. (Pubitemid 46495390)