A 10-bit 500-KS/s low power SAR ADC with splitting comparator for bio-medical applications

Proceedings of Technical Papers - 2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009

Volumn , Issue , 2009, Pages 149-152

  Pang, Wen Yi ^a,b   Wang, Chao Shiun ^a,b   Chang, You Kuang ^a,b   Chou, Nai Kuan ^a,b   Wang, Chorng Kuang ^a,b  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

^b NATIONAL TAIWAN UNIVERSITY HOSPITAL   (Taiwan)

Author keywords

Bio medical application; Low power; Splitting comparator; Successive approximation register analog to digital converter (SAR ADC)

Indexed keywords

BIOMEDICAL APPLICATIONS; CAPACITOR ARRAYS; CMOS TECHNOLOGY; ENERGY SAVING; LOW POWER; LOW-POWER CONSUMPTION; MEASURED SIGNALS; SAMPLING RATES; SAR ADC; SUCCESSIVE APPROXIMATION REGISTER ANALOG-TO-DIGITAL CONVERTER; SUPPLY VOLTAGES; SWITCHING ENERGY; SWITCHING METHODS; ULTRA-LOW POWER CONSUMPTION;

ANALOG TO DIGITAL CONVERSION; APPROXIMATION THEORY; CAPACITANCE; CAPACITORS; CMOS INTEGRATED CIRCUITS; COMPARATORS (OPTICAL); ELECTRIC POWER SUPPLIES TO APPARATUS; FREQUENCY CONVERTERS; MEDICAL APPLICATIONS; SYNTHETIC APERTURES;

MULTICARRIER MODULATION;

EID: 76249095244     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASSCC.2009.5357200     Document Type: Conference Paper

References (8)

1. M. Scott, B. Boser, and K. Pister, An ultra low-energy ADC for smart dust, IEEE J. Solid-State Circuits, vol.38, no.7, pp. 1123-1129, July 2003.
2. N. Verma and A. Chandrakasan, A 25uW 100k.S/s 12b ADC for wireless micro-sensor applications, ISSCC Dig. Tech. Papers, pp. 222-223, Feb. 2006.
3. Y. K. Chang, C. S. Wang, and C. K. Wang, A 8-bit 500-KS/s low power SAR ADC for bio-medical applications, Asian Solid-State Circuits Conference (A-SSCC) Dig. Tech. Papers, pp. 228-231, Nov. 2007.
4. A. Agnes, E. Bonizzoni, P. Malcovati, and F. Maloberti, A 9.4-ENOB 1V 3.8μW 100kS/s SAR ADC with time-domain comparator, ISSCC Dig. Tech. Papers, pp. 246-247. Feb. 2008.
5. M. van Elzakker, E. van Tuijl, P. Geraedts, D. Schinkel, E. Klumpermk, and B. Nauta, A 1.9μW 4.4fJ/Conversion-Step 10b 1MS/s charge-redistribution ADC, ISSCC Dig. Tech. Papers, pp. 244-610, Feb. 2008.
6. H. S. Lee, D. A. Hodges, and P. R. Gray,A selt-calbrating 15 bit CMOS A/D converter, IEEE J. Solid-Sate Circuits, vol.19, no.6, pp. 813-819, Dec. 1984.
7. B. P. Ginsburg and A. P. Chandrakasan, An energy-efficient charge recycling approach for a SAR converter with capacitive DAC, in Proc. IEEE Int. Symp. Circuits and Systems,2005, vol.1, pp. 184-187.
8. B. Rzavi and B.A. Wooley, Design techniques for high-speed, high-resolution comparators, IEEE J. Solid-State Circuits, vol.27, no.12, pp. 1916-1926, Dec. 1992.