A 0.5V 20fJ/conversion-step rail-to-rail SAR ADC with programmable time-delayed control units for low-power biomedical application

European Solid-State Circuits Conference

Volumn , Issue , 2011, Pages 339-342

  Chang, Sun Il ^a   Al Ashmouny, Khaled ^a   Yoon, Euisik ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BIOMEDICAL APPLICATIONS; CONTROL UNIT; FULL-SCALE RANGES; LOW POWER; LOW-POWER OPERATION; M-TECHNOLOGIES; RAIL-TO-RAIL; SAR ADC; SMALL AREA;

MEDICAL APPLICATIONS;

EID: 82955164411     PISSN: 19308833     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSCIRC.2011.6044976     Document Type: Conference Paper

References (12)

1. S.-I. Chang, et al., "BioBolt: A Minimally-Invasive Neural Interface for Wireless Epidural Recording by Intra-Skin Communication," to be presented at VLSI Symposium on Circuits, 2011.
2. S. Rabii and B. A. Wooley, "A 1.8-V digital-audio sigma-delta modulator in 0.8μm CMOS," Solid-State Circuits, IEEE Journal of, vol. 32, pp. 783-796, 1997. (Pubitemid 127571549)
3. A. Abo and P. Gray, "A 1. 5-V, 10-bit, 14. 3-MS/s CMOS pipeline analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 34, pp. 599-606, 1999.
4. M. Dessouky and A. Kaiser, "Very low-voltage digital-audio ΔΣ Dmodulator with 88-dB dynamic range using local switch bootstrapping," IEEE Journal of Solid-State Circuits, vol. 36, pp. 349-355, 2001. (Pubitemid 32302975)
5. M. van Elzakker, et al., "A 1.9μW 4.4fJ/Conversion-step 10b 1MS/s Charge-Redistribution ADC," in ISSCC Tech. Digest, pp. 244-610, 2008.
6. 2 5μW DC-coupled neural signal acquisition IC with 0.5V supply," in ISSCC Tech. Digest, pp. 302-304, 2011.
7. S. Junhua and P. Kinget, "A 0.5V 8bit 10 Msps Pipelined ADC in 90nm CMOS," in VLSI Symp. on Circuits, pp. 202-203, 2007.
8. A. Agnes, et al., "A 9.4-ENOB 1V 3.8μW 100kS/s SAR ADC with Time-Domain Comparator," in ISSCC Tech. Digest, pp. 246-610, 2008.
9. S. Gambini and J. Rabaey, "Low-Power Successive Approximation Converter With 0.5 V Supply in 90 nm CMOS," IEEE Journal of Solid-State Circuits, vol. 42, pp. 2348-2356, 2007.
10. W. Sansen, et al., "Toward sub 1 V analog integrated circuits in submicron standard CMOS technologies," in ISSCC Tech. Digest, pp. 186-187, 1998.
11. M. Manghisoni, et al., "Noise Characterization of 130 nm and 90 nm CMOS Technologies for Analog Front-end Electronics,"in IEEE Nuclear Science Symposium Conference Record, pp. 214-218, 2006.
12. J. Starzyk, et al., "A DC-DC charge pump design based on voltage doublers," IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 48, pp. 350-359, 2001. (Pubitemid 32394183)