A high energy-efficiency SAR ADC based on partial floating capacitor switching technique

European Solid-State Circuits Conference

Volumn , Issue , 2011, Pages 475-478

  Kuo, Chien Hung ^a   Hsieh, Cheng En ^a  

^a NATIONAL TAIWAN NORMAL UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

CONVENTIONAL APPROACH; DATA CONVERTER; FLOATING CAPACITOR; LOW POWER; MATHEMATICAL CALCULATIONS; SAMPLING RATES; SAR ADC; SUCCESSIVE APPROXIMATION REGISTER ANALOGTO-DIGITAL CONVERTERS (ADC); SUPPLY VOLTAGES; SWITCHING ENERGY;

ANALOG TO DIGITAL CONVERSION; APPROXIMATION THEORY; CAPACITORS; DIGITAL CIRCUITS; ENERGY UTILIZATION;

SWITCHING;

EID: 82955194670     PISSN: 19308833     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSCIRC.2011.6045010     Document Type: Conference Paper

References (10)

1. B. P. Ginsburg and A. P. Chandrakasan, "An energy-efficient charge recycling approach for a SAR converter with capacitive DAC," IEEE Int. Symp. Circuits Syst., May 2005, pp. 184-187.
2. Y. K. Chang, C. S. Wang, and C. K. Wang, "A 8-bit 500-KS/s low power SAR ADC for bio-medical applications," IEEE Asian Solid-State Circuits Conf., Nov. 2007, pp. 228-231.
3. C. C. Liu, S. J. Chang, G. Y. Huang, and Y. Z. Lin, "A 10-bit 50-MS/s SAR ADC with a monotonic capacitor switching procedure," IEEE J. Solid-State Circuits, vol. 45, no. 4, pp. 731-740, Apr. 2010.
4. Y. Zhu, C. H. Chan, U. F. Chio, S. W. Sin, S. P. U, R. P. Martins, and F. Maloberti, "A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS," IEEE J. Solid-State Circuits, vol. 45, no. 6, pp. 1111-1121, Jun. 2010.
5. A. Rossi and G. Fucili, "Nonredundant successive approximation register for A/D converters," Electron. Lett., vol. 32, no. 12, pp. 1055-1057, Jun. 1996. (Pubitemid 126511215)
6. M. Elzakker, E. Tuijl, P. Geraedts, D. Schinkel, E. Klumperink, and B. Nauta, "A 10-bit Charge-Redistribution ADC Consuming 1.9μW at 1 MS/s," IEEE J. Solid-State Circuits, vol. 45, no. 5, pp. 1007-1015, May 2010.
7. M. Dessouky and A. Kaiser, "Input switch configuration suitable for rail-to-rail operation of switched op amp circuits," Electron. Lett., vol. 35, no. 1, pp. 8-10, Jan. 1999.
8. H. C. Hong and G. M. Lee, "A 65-fJ/Conversion-Step 0.9-V 200-kS/s Rail-to-Rail 8-bit Successive Approximation ADC," IEEE J. Solid-State Circuits, vol. 42, no. 10, pp. 2161-2168, Oct. 2007.
9. V. Giannini, P. Nuzzo, V. Chironi, A. Baschirotto, G. Van der Plas, and J. Craninckx, "An 820μW 9b 40MS/s Noise Tolerant Dynamic SAR ADC in 90nm Digital CMOS," IEEE Int. Solid-State Circuits Conf., Feb. 2008, pp. 238-610.
10. G. Y. Huang, C. C. Liu, Y. Z Lin, and S. J. Chang, "A 10-bit 12-MS/s Successive Approximation ADC with 1.2-pF Input Capacitance," IEEE Asian Solid-State Circuits Conf., Nov. 2009, pp. 157-160.