An over-60 dB true rail-to-rail performance using correlated level shifting and an opamp with only 30 db loop gain

IEEE Journal of Solid-State Circuits

Volumn 43, Issue 12, 2008, Pages 2620-2630

  Gregoire, B Robert ^a   Moon, Un Ku ^a  

^a Oregon State University   (United States)

Author keywords

Correlated double sampling (CDS); Correlated level shifting (CLS); Pipelined analog to digital converter; Rail to rail

Indexed keywords

ANALOG TO DIGITAL CONVERSION; DATA STORAGE EQUIPMENT; DIGITAL TO ANALOG CONVERSION; ERRORS; FREQUENCY CONVERTERS; IMAGE SENSORS; MULTICARRIER MODULATION; NETWORKS (CIRCUITS); OPERATIONAL AMPLIFIERS;

A/D CONVERTERS; CORRELATED DOUBLE SAMPLING (CDS); CORRELATED LEVEL SHIFTING (CLS); GAIN ENHANCEMENTS; HIGH GAINS; KT/C NOISES; LOOP GAINS; PIPELINED ANALOG-TO-DIGITAL CONVERTER; SUPPLY RAILS; TEST CHIPS;

RAILS;

EID: 57849122662     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2008.2006312     Document Type: Conference Paper

References (17)

1. K. Nagaraj, "Switched-capacitor circuits with reduced sensitivity to amplifier gain", IEEE Trans. Circuits Syst., vol. CAS-34, pp. 571-574, May 1987.
2. C. C. Enz and G. C. Temes, "Circuit techniques for reducing the effects of op-amp imperfections: Autozeroing, correlated double sampling, and chopper stabilization", Proc. IEEE, vol. 84, pp. 1584-1614, Nov. 1996.
3. P. C. Yu and H.-S. Lee, "A high-swing 2-V CMOS operational amplifier with replica-amp gain enhancement", IEEE J. Solid-State Circuits, vol. 28, no. 12, pp. 1265-1272, Dec. 1993.
4. K. Bult and G. J. G. M. Geelen, "A fast-settling CMOS op amp for SC circuits with 90-dB DC gain", IEEE J. Solid-State Circuits, vol. 25, no. 6, pp. 1379-1384, Jun. 1990.
5. Y. Chiu, P. R. Gray, and B. Nikohc, "A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR", IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2139-2151, Dec. 2004.
6. J. Li and U.-K. Moon, "A 1.8-V 67-mW 10-bit 100-MS/s pipelined ADC using time-shifted CDS technique", IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1468-1476, Sep. 2004.
7. A. M. Abo and P. R. Gray, "A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter", IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 599-606, May 1999.
8. B. K. Ahuja, "An improved frequency compensation technique for CMOS operational amplifiers", IEEE J. Solid-State Circuits, vol. SC-18, no. 2, pp. 629-33, Dec. 1983.
9. D. B. Ribner and M. A. Copeland, "Design techniques for cascoded CMOS op amps with improved PSRR and common-mode input range", IEEE J. Solid-State Circuits, vol. SC-19, no. 12, pp. 919-25, Dec. 1984.
10. B. R. Gregoire and U.-K. Moon, "An over-60 dB true rail-to-rail performance using correlated level shifting and an opamp with 30 dB loop gain", in Proc. IEEE Int. Solid-State Circuits Conf. Dig, Tech. Papers, Feb. 2008, pp. 540-541.
11. A. Ali and K. Nagaraj, "Correction of operational amplifier gain error in pipelined A/D converters", in Proc. IEEE Int. Symp. Circuits Syst., May 2001, vol. I, pp. 568-571.
12. A. N. Karanicolas, H.-S. Lee, and K. L. Bacrania, "A 15-b 1-Msample/s digitally self-calibrated pipeline ADC", IEEE J. Solid-State Circuits, vol. 28, no. 12, pp. 1207-1215, Dec. 1993.
13. S. H. Lee and B. S. Song, "Digital-domain calibration of multistep analog-to-digital converters", IEEE J. Solid-State Circuits, vol. 27, no. 12, pp. 1679-1688, Dec. 1992.
14. D. Fu, K. C. Dyer, S. H. Lewis, and P. J. Hurst, "A digital background calibration technique for time-interleaved analog-to-digital converters", IEEE J. Solid-State Circuits, vol. 33, pp. 1904-1911, Dec. 1998.
15. J. Li, G.-C. Ahn, D. Y. Chang, and U.-K. Moon, "A 0.9 V 12 mW 5-MSPS algorithmic ADC with 77-dB SFDR", IEEE J. Solid State Circ., vol. 40, no. 4, pp. 960-969, Apr. 2005.
16. J. McNeill, M. C. W. Coln, and B. J. Larivee, "Split ADC architecture for deterministic digital background calibration of a 16 bit 1-MS/s ADC", IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2437-2445, Dec. 2005.
17. B. Murmann and B. E. Boser, "A 12-bit 75-MS/s pipelined ADC using open-loop residue amplification", IEEE. J. Solid-State Circuits, vol. 38, pp. 2040-2050, Dec. 2003.