Adaptive resolution ADC array for an implantable neural sensor

IEEE Transactions on Biomedical Circuits and Systems

Volumn 5, Issue 2, 2011, Pages 120-130

  O'Driscoll, Stephen ^a   Shenoy, Krishna V ^b   Meng, Teresa H ^c  

^a University of California   (United States)

^b STANFORD UNIVERSITY   (United States)

^c Stanford University   (United States)

Author keywords

Adaptive signal acquisition; analog digital conversion; neural prosthesis; ultra low power

Indexed keywords

ADAPTIVE RESOLUTION; ADAPTIVE SIGNALS; ANALOG TO DIGITAL CONVERTERS; ANALOG-DIGITAL CONVERSION; BASE CELL; BIT RESOLUTION; CHARGE REDISTRIBUTION; CIRCUIT DESIGNS; MICROELECTRODE ARRAY; MOTOR NEURONS; NEURAL DATA; NEURAL PROSTHESIS; NEURAL SENSORS; NEURAL SIGNALS; POWER CONSUMPTION; RESOLUTION ADAPTATION; SAR ADC; SUCCESSIVE APPROXIMATIONS; ULTRA LOW POWER; VARIABLE RESOLUTION;

APPROXIMATION THEORY; MICROELECTRODES; NEURONS; SENSORS; SIGNAL PROCESSING;

ANALOG TO DIGITAL CONVERSION;

EID: 79955792575     PISSN: 19324545     EISSN: None     Source Type: Journal    
DOI: 10.1109/TBCAS.2011.2145418     Document Type: Conference Paper

References (28)

1. S. O'Driscoll, T. H. Meng, K. V. Shenoy, and C. T. Kemere, "Neurons to silicon: Implantable prosthesis processor," in Proc. Int. Solid State Circuits Conf., 2006, pp. 552-553.
2. R. R. Harrison and C. Charles, "A low-power low-noise CMOS amplifier for neural recording applications," IEEE J. Solid State Circuits, vol. 38, no. 6, pp. 958-965, Jun. 2003.
3. S. O'Driscoll and T. H. Meng, "Adaptive resolution ADC array for neural implant," in Proc. IEEE Eng. Med. Biol. Soc. Conf., 2009, pp. 1053-1056.
4. M. Sahani, "Latent variable models for neural data analysis," Ph.D. dissertation, Dept. Comput. Neural Syst., California Inst. Technol., Pasadena, CA, 1999.
5. Z. Zumsteg, C. Kemere, S. O'Driscoll, G. Santhanam, R. Ahmed, K. Shenoy, and T. Meng, "Power feasibility of implantable digital sorting circuits for neural prosthetic systems," IEEE Trans. Neural Syst. Rehab. Eng., vol. 13, no. 3, pp. 272-279, Sep. 2005. (Pubitemid 41417773)
6. B. Yu, S. Ryu, G. Santhanam, M. Churchland, and K. V. Shenoy, "Improving neural prosthetic system performance by combining plan and peri-movement activity," in Proc. IEEE Eng. Med. Biol. Soc. Conf., 2004, pp. 4516-4519. (Pubitemid 40035261)
7. S. O'Driscoll, A. S. Y. Poon, and T. H. Meng, "A mm-sized im-plantable power receiver with adaptive link compensation," in Proc. Int. Solid State Circuits Conf., 2009, pp. 294-295.
8. A. S. Y. Poon, S. O'Driscoll, and T. H. Meng, "Optimal operating frequency in wireless power transmission for implantable devices," in Proc. IEEE Eng. Med. Biol. Soc. Conf., 2007, pp. 5673-5678.
9. M. IC, "A simple ADC comparison matrix," Maxim Appl. Note 2094, 2003.
10. Y. K. Chang, C. Wang, and C. Wang, "A 8-bit 500-kS/s low power SAR ADC for bio-medical applications," in Proc. Asian Solid State Circuits Conf., 2007, pp. 228-231.
11. N. Weste and D. Harris, CMOS VLSI Design: A Circuits and Systems Perspective. Reading, MA: Addison-Wesley, 2005.
12. J. Craninckx and G. Van der Plas, "A 65 fJ/conversion-step 0-to-50 MS/s 0-to-0.7 mW 9 b charge-sharing SAR ADC in 90 nm digital CMOS," in Proc. Int. Solid State Circuits Conf., 2007, pp. 246-247.
13. J. McCreary and P. Gray, "All MOS charge-redistribution ADC techniques," IEEE J. SolidState Circuits, vol. SSC-10, no. 6, pp. 371-379, Dec. 1975.
14. Z. Lin, H. Yang, L. Zhong, J. Sun, and S. Xia, "Modeling of capacitor array mismatch effect in embedded CMOS CR SAR ADC," in Proc. 6th Int. Conf. ASICs, Oct. 2005, vol. 2, pp. 979-982.
15. C. Diaz, D. Tang, and J.-C. Sun, "CMOS technology for MS/RF SoC," IEEE Trans. Electron Devices, vol. 50, no. 3, pp. 81-84, Mar. 2003.
16. R. J. Baker, H. W. Li, and D. E. Boyce, CMOS Circuit Design, Layout, and Simulation. New York: Wiley, 1998.
17. M. Scott, B. Boser, and K. Pister, "An ultralow-energy ADC for smart dust," IEEE J. SolidState Circuits, vol. 38, no. 7, pp. 1123-1129, Jul. 2003.
18. T. O. Anderson, "Optimum control logic for successive approximation ADCs," Computer Design, vol. 11, pp. 81-84, 1972.
19. M. I. Products, "Defining and testing dynamic parameters in highspeed ADCs, Part 1," Maxim Appl. Note 728, 2001.
20. M. I. Products, "Dynamic testing of high-speed ADCs, Part 2," Maxim Appl. Note 729, 2002.
21. R. R. Harrison, P. T. Watkins, R. J. Kier, D. J. Black, R. O. Lovejoy, R. A. Normann, and F. Solzbacher, "Design and testing of an integrated circuit for multi-electrode neural recording," in Proc. Int. Conf. VLSI Design, 2007, pp. 907-912.
22. M. Van Elzakker, E. Van Tuijl, P. Geraedts, D. Schinkel, E. Klumperink, and B. Nauta, "A 1.9 /iW 4.4 fJ/conversion-step 10 b 1 MS/s charge-redistribution ADC," in Proc. ISSCC Dig. Tech. Papers, 2008, pp. 244-245.
23. N. Verma and A. Chandrakasan, "An ultra low energy 12-bit rate-resolution scalable SAR ADC for wireless sensor nodes," IEEE J. SolidState Circuits, vol. 42, no. 6, pp. 1196-1205, Jun. 2007. (Pubitemid 46853231)
24. H.-C. Hong and G.-M. Lee, "A 65-fJ/conversion-step 0.9-V 200-kS/s rail-to-rail 8-bit successive approximation ADC," IEEE J. Solid-State Circuits, vol. 42, no. 10, pp. 2161-2168, Oct. 2007. (Pubitemid 47482998)
25. A. Agnes, E. Bonizzoni, P. Malcovati, and F. Maloberti, "A 9.4-ENOB 1 V 3.8 /iW 100 kS/s SAR ADC with time-domain comparator," in Proc. ISSCC Dig. Tech. Papers, 2008, pp. 246-247.
26. N. Verma, A. Shoeb, B. J., D. J., G. J., and A. Chandrakasan, "A micro-power EEG acquisition SoC with integrated feature extraction processor for a chronic seizure detection system," IEEE J. Solid-State Circuits, vol. 45, no. 4, pp. 804-816, Apr. 2010.
27. M. Pelgrom, E. Sanchez-Sinecio, and A. Andreou, Low-Voltage/Low-Power Integrated Circuits and Systems, Chapter 14 Low-Power CMOS Data Conversion. New York: IEEE, 1999.
28. B. Murmann, "Limits on ADC power dissipation," presented at the 14th Workshop on Advances in Analog Circuit Design (AACD), Limerick, Ireland, 2005.