Novel pulsed-latch replacement based on time borrowing and spiral clustering

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2012, Pages 121-128

  Chang, Chih Long ^a   Jiang, Iris Hui Ru ^a   Yang, Yu Ming ^a   Tsai, Evan Yu Wen ^b   Chen, Aki Sheng Hua ^b  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

^b FARADAY TECHNOLOGY CORPORATION   (Taiwan)

Author keywords

Clock power; Pulsed latch; Pulsed register; Time borrowing

Indexed keywords

CLOCK GATING; CLUSTERING METHODS; HIGH-PERFORMANCE CIRCUITS; IC DESIGNS; POWER EFFICIENT; PULSED-LATCH; PULSED-REGISTER; TIME BORROWING; TIMING CONSTRAINTS;

CLOCKS; DESIGN; TIMING CIRCUITS;

FLIP FLOP CIRCUITS;

EID: 84860243262     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2160916.2160944     Document Type: Conference Paper

References (19)

1. R. S. Shelar, "An efficient clustering algorithm for low power clock tree synthesis," in Proc. Int. Symp. on Physical Design (ISPD), Mar. 2007, pp. 181-188. (Pubitemid 47485401)
2. S.D. Naffziger, G. Colon-Bonet, T. Fischer, R. Riedlinger, T.J. Sullivan, T.S. Grutkowski, "The implementation of the Itanium 2 microprocessor, " IEEE Journal of Solid-State Circuits (JSSC), vol. 37, no. 11, Nov. 2002, pp. 1448-1460. (Pubitemid 35432165)
3. N. H. E. Weste and D. M. Harris, Integrated Circuit Design, 4th ed., Addison Wesley, 2011.
4. S. Paik and Y. Shin, "Pulsed-latch circuits to push the envelope of ASIC design," in Proc. Int'l SoC Design Conf. (ISOCC), pp. 150-153, Nov. 2010.
5. H. Lee, S. Paik, and Y. Shin, "Pulse width allocation with clock skew scheduling for optimizing pulsed-latchbased sequential circuits," in Proc. Int'l Conf. on Computer-Aided Design (ICCAD), pp. 224-229, Nov. 2008.
6. S. Lee, S. Paik, and Y. Shin, "Retiming and time borrowing: optimizing high-performance pulsed-latchbased circuits," in Proc. Int'l Conf. on Computer-Aided Design (ICCAD), pp. 375-380, Nov. 2009.
7. S. Paik, L.-E. Yu, and Y. Shin, "Statistical time borrowing for pulsed-latch circuit designs," in Proc. Asia South Pacific Design Automation Conf. (ASPDAC), pp. 675-680, Jan. 2010.
8. Y.-L. Chuang, S. Kim, Y. Shin, and Y.-W. Chang, "Pulsedlatch-aware placement for timing-integrity optimization," in Proc. Design Automation Conf. (DAC), pp. 280-285, June 2010.
9. S. Shibatani and A. H.C. Li, "Pulse-latch approach reduces dynamic power," EE Times, July 2006.
10. S. Kim, I. Han, S. Paik, and Y. Shin, "Pulser gating: a clock gating of pulsed-latch circuits," in Proc. Asia South Pacific Design Automation Conf. (ASPDAC), pp. 190-195, Jan. 2011.
11. H.-T. Lin, Y.-L. Chuang, and T.-Y. Ho, "Pulsed-latch-based clock tree migration for dynamic power reduction," in Proc. Int'l Symp. on Low Power Electronics and Design (ISLPED) Aug. 2011, pp. 39-44.
12. Y.-L. Chuang, H.-T. Lin, T.-Y. Ho, Y.-W. Chang, and D. Marculescu, "PRICE: Power reduction by placement and clock-network co-synthesis for pulsed-latch designs, " in Proc. Int'l Conf. on Computer-Aided Design (ICCAD), pp. 85-90, Nov. 2011.
13. S. Paik, G.-J. Nam, and Y. Shin, "Implementation of pulsed latch and pulsed register circuits to minimize clocking power, " in Proc. Int'l Conf. on Computer-Aided Design (ICCAD), pp. 640-646, Nov. 2011.
14. S. Kozu, M. Daito, Y. Sugiyama, H. Suzuki, H. Morita, M. Nomura, K. Nadehara, S. Ishibuchi, M. Tokuda, Y. Inoue, T. Nakayama, H. Harigai, and Y. Yano, "A 100 MHz 0.4W RISC processor with 200 MHz multiply-adder, using pulseregister technique," in Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC), pp. 140-141, Feb. 1996.
15. H.R. Farmer, D.E. Lackey, and S.F. Oakland, "Pipeline array," US patent 6856270 B1, Feb. 2005.
16. A. Venkatraman, R. Garg, and S. P. Khatri, "A robust, fast pulsed flip-flop design," in Proc. Great Lakes Symp. VLSI (GLSVLSI), pp. 119-122, May 2008.
17. W. Shen, Y. Cai, X. Hong, and J. Hu, "An effective gated clock tree design based on activity and register aware placement," IEEE Trans. Very Large Scale Integration Systems (TVLSI), vol. 18, no. 12, Dec. 2010, pp. 1639-1648.
18. E. Arbel, C. Eisner, and O. Rokhlenko, "Resurrecting infeasible clock-gating functions, " in Proc. Design Automation Conf. (DAC), pp. 160-165, July 2009.
19. C.-L. Chang, I. H.-R. Jiang, Y.-M. Yang, E. Y.-W. Tsai and L. S.-F. Chen, "INTEGRA: Fast multi-bit flip-flop clustering for clock power saving based on interval graphs," in Proc. Int'l Symp. on Physical Design (ISPD), pp. 115-121, Mar. 2011.