The implementation of the itanium 2 microprocessor

IEEE Journal of Solid-State Circuits

Volumn 37, Issue 11, 2002, Pages 1448-1460

  Naffziger, Samuel D ^a   Colon Bonet, Glenn ^a   Fischer, Timothy ^a   Riedlinger, Reid ^a   Sullivan, Thomas J ^a   Grutkowski, Tom ^b  

^a HEWLETT PACKARD COMPANY   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

Clock design; Computer architecture; Design methodology; Dynamic logic; IA 64; Integrated circuit design; Microprocessors

Indexed keywords

ALUMINUM; BANDWIDTH; CLOCKS; CMOS INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; INTEGRATED CIRCUIT LAYOUT; LOGIC DESIGN; OPTIMIZATION; TRANSISTORS; WIRE;

CLOCK DESIGN; DESIGN METHODOLOGY; DYNAMIC LOGIC; EXPLICITLY PARALLEL INSTRUCTION COMPUTING; ITANIUM ARCHITECTURE;

MICROPROCESSOR CHIPS;

EID: 0036858569     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2002.803943     Document Type: Article

References (20)

1. D. Bradley, P. Mahoney, and B. Stackhouse, "The 16kB single-cycle read access cache on a next-generation 64b Itanium microprocessor," in ISSCC Dig. Tech. Papers, Feb. 2002, pp. 110-111.
2. D. Weiss, J. Wuu, and V. Chin, "The on-chip 3MB subarray based 3rd level cache on an Itanium microprocessor," in ISSCC Dig. Tech. Papers, Feb. 2002, pp. 112-113.
3. E. Fetzer and J. Orton, "A fully-bypassed 6-issue integer datapath and register file on an Itanium microprocessor," in ISSCC Dig. Tech. Papers, Feb. 2002, pp. 420-421.
4. R. Reidlinger and T. Grutkowski, "The high-bandwidth 256KB 2nd level cache on an Itanium microprocessor," in ISSCC Dig. Tech. Papers, Feb. 2002, pp. 418-419.
5. F. Anderson, S. Wells, and E. Berta, "The core clock system on the next generation Itanium microprocessor," in ISSCC Dig. Tech. Papers, Feb. 2002, pp. 146-147.
6. D. Bailey and B. Benschneider, "Clocking design and analysis for a 600-MHz Alpha microprocessor," IEEE J. Solid-State Circuits, vol. 33, pp. 1627-1633, Nov. 1998.
7. H. Partovi et al., "Flow-through latch and edge-triggered flip-flop hybrid elements," in ISSCC Dig. Tech. Papers, Feb. 1996, pp. 138-139.
8. B. Gieseke et al., "A 600-MHz superscalar RISC microprocessor with out-of-order execution," in ISSCC Dig. Tech. Papers, Feb. 1997, pp. 176-177.
9. C. Heikes and G. Colon-Bonet, "A dual floating-point coprocessor with FMAC architecture," in ISSCC Dig. Tech. Papers, Feb. 1995, pp. 354-355.
10. P. Dorweiler, F. Moore, D. Josephson, and G. Colon-Bonet, "Design methodologies and circuit design trade-offs for the HP PA8000 processor," Hewlett Packard J., Aug. 1997.
11. J. Yetter, "Universal pipeline latch for mousetrap logic circuits," U.S patent 5 392 423, Feb. 1995.
12. S. Rusu and G. Signer, "The first IA-64 microprocessor," IEEE J. Solid-State Circuits, vol. 35, pp. 1539-1544, Nov. 2000.
13. D. Harris and M. Horowitz, "Skew-tolerant domino circuits," IEEE J. Solid-State Circuits, vol. 32, pp. 1702-1711, Nov. 1997.
14. N. Weste and K. Eshraghian, Principles of CMOS VLSI Design. Reading, MA: Addison-Wesley, 1993.
15. D. Josephson, S. Poehlman, V. Govan, and C. Mumford, "Test methodology for the McKinley processor," in Int. Test Conf., Oct. 2001, pp. 578-585.
16. S. Yang et al., "A high performance 180 nm generation logic technology," in IEDM Dig. Tech. Papers, 1998, pp. 197-200.
17. V. Stojansvic and V. G. Oklobdjia, "Comparative analysis of MS latches and flip flops for high performance and low-power VLSI systems," IEEE J. Solid-State Circuits, vol. 34, pp. 536-548, Apr. 1999.
18. G. Lauterbach et al., "UltraSPARC-III: A 3rd Generation 64b SPARC Microprocessor," in Proc. ISSCC 2000, 2001, pp. 410-411.
19. A. Jain et al., "A 1.2 GHz alpha microprocessor with 44.8 GB/s chip pin bandwidth," Proc. ISSCC 2001 and Microprocessor Report, vol. 10, no. 14, pp. 240-241, 2001.
20. C. Anderson et al., "Physical design of a fourth-generation power GHz microprocessor," Proc. ISSCC 2001 and Microprocessor Report, vol. 13, no. 13, pp. 232-233, 2001.