Retiming and time borrowing: Optimizing high-performance pulsed-latch-based circuits

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2009, Pages 375-380

  Lee, Seonggwan ^a   Paik, Seungwhun ^a   Shin, Youngsoo ^a  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

Clock period; Pulsed latch; Retiming; Sequential circuit; Time borrowing

Indexed keywords

BENCHMARK CIRCUIT; CLOCK PERIOD; CLOCK SKEW SCHEDULING; HEURISTIC APPROACH; INTEGER LINEAR PROGRAMMING; PULSE WIDTH; PULSED-LATCH; RETIMING; THEORETICAL FOUNDATIONS; TIME BORROWING; TIMING ANALYSIS;

CLOCKS; COMPUTER AIDED DESIGN; INTEGER PROGRAMMING; LINEARIZATION; SEQUENTIAL CIRCUITS;

FLIP FLOP CIRCUITS;

EID: 76349110520     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (23)

1. D. Chinnery and K. Keutzer, Closing the Gap Between ASIC & Custom, Kluwer Academic Publishers, 2002.
2. H. Partovi et al., "Flow-through latch and edge-triggered flip-flop hybrid elements," in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 1996, pp. 138-139.
3. S. Kozu et al., "A 100 MHz 0.4W RISC processor with 200 MHz multiply-adder, using pulse-register technique," in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 1996, pp. 140-141.
4. A. Scherer et al., "An out-of-order three-way superscalar multimedia floating-point unit," in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 1999, pp. 94-95.
5. L. Clark et al., "An embedded 32-b microprocessor core for low-power and high-performance applications," IEEE Journal of Solid-State Circuits, vol. 36, no. 11, pp. 1599-1608, Nov. 2001.
6. N. Kurd et al., "A multigigahertz clocking scheme for the Pentium 4 microprocessor," IEEE Journal of Solid-State Circuits, vol. 36, no. 11, pp. 1647-1653, Nov. 2001.
7. S. Naffziger et al., "The implementation of the Itanium 2 microprocessor," IEEE Journal of Solid-State Circuits, vol. 37, no. 11, pp. 1448-1460, Nov. 2002.
8. H. Ando et al., "A 1.3-GHz fifth-generation SPARC64 microprocessor," IEEE Journal of Solid-State Circuits, vol. 38, no. 11, pp. 1896-1905, Nov. 2003.
9. J. Fishburn, "Clock skew optimization," IEEE Trans. on Computers, vol. 39, no. 7, pp. 945-951, July 1990.
10. K. Carrig, "Chip clocking effect on performance for IBM's SA-27E ASIC technology," IBM Micronews, vol. 6, no. 3, pp. 12-16, 2000.
11. S. Held et al., "Clock scheduling and clocktree construction for high performance ASICs," in Proc. Int. Conf. on Computer-Aided Design, Nov. 2003, pp. 232-239.
12. H. Lee, S. Paik, and Y. Shin, "Pulse width allocation with clock skew scheduling for optimizing pulsed latch-based sequential circuits," in Proc. Int. Conf. on Computer-Aided Design, Nov. 2008, pp. 224-229.
13. C. Chiang and J. Kawa, Design for Manufacturability and Yield for Nano-Scale CMOS, Springer, 2007.
14. C. Leiserson, F. Rose, and J. Saxe, "Optimizing synchronous circuitry by retiming," in Proc. CalTech Conf. on VLSI, Mar. 1983, pp. 23-36.
15. S. Sapatnekar and R. Deokar, "Utilizing the retiming-skew equivalence in a practical algorithm for retiming large circuits," IEEE Trans. on Computer-Aided Design, vol. 15, no. 10, pp. 1237-1248, Oct. 1996.
16. S. Sapatnekar, Timing, Kluwer Academic Publishers, 2004.
17. C. Leiserson and J. Saxe, "Retiming synchronous circuitry," Algorithmica, vol. 6, no. 1-6, pp. 5-35, June 1991.
18. D. Singh and S. Brown, "Constrained clock shifting for field programmable gate arrays," in Proc. Int. Symp. on Field-Programmable Gate Arrays, Feb. 2002, pp. 121-126.
19. Y. Kohira and A. Takahashi, "Clock period minimization method of semi-synchronous circuits by delay insertion," in Proc. Asia-Pacific Conf. on Circuits and Systems, Dec. 2004, pp. 533-536.
20. C. Lin and H. Zhou, "Clock skew scheduling with delay padding for prescribed skew domains," in Proc. Asia South Pacific Design Automation Conf., Jan. 2007, pp. 541-546.
21. N. Shenoy, R. Brayton, and A. Sangiovanni-Vincentelli, "Minimum padding to satisfy short path constraints," in Proc. Int. Conf. on Computer-Aided Design, Nov. 1993, pp. 156-161.
22. http://www.opencores.org/.
23. E. Sentovich et al. May 1992, Tech. Rep. UCB/ERL M92/41.