-
1
-
-
29144508730
-
A semi-persistent clustering technique for VLSI circuit placement
-
C. Alpert, A. Kahng, G.-J. Nam, S. Reda, and P. Villarrubia. A semi-persistent clustering technique for VLSI circuit placement. In Proc. of ISPD, 2005.
-
(2005)
Proc. of ISPD
-
-
Alpert, C.1
Kahng, A.2
Nam, G.-J.3
Reda, S.4
Villarrubia, P.5
-
5
-
-
16244366458
-
FLUTE: Fast lookup table based wirelength estimation technique
-
C. Chu. FLUTE: fast lookup table based wirelength estimation technique. In Proc. of ICCAD, 2004.
-
(2004)
Proc. of ICCAD
-
-
Chu, C.1
-
6
-
-
45849140142
-
NTUplace3: An analytical placer for large-scale mixed-size designs with preplaced blocks and density constraints
-
July
-
T.-C. Chen, Z.-W. Jiang, T.-C. Hsu, H.-C. Chen, and Y.-W. Chang. NTUplace3: An analytical placer for large-scale mixed-size designs with preplaced blocks and density constraints. In IEEE TCAD, Vol.27, No.7, pp. 1228-1240, July 2008.
-
(2008)
IEEE TCAD
, vol.27
, Issue.7
, pp. 1228-1240
-
-
Chen, T.-C.1
Jiang, Z.-W.2
Hsu, T.-C.3
Chen, H.-C.4
Chang, Y.-W.5
-
7
-
-
77956213015
-
-
HSPICE.http://www.synopsys.com/community/interoperability/pages/hspice. aspx.
-
-
-
-
8
-
-
77956198036
-
-
IWLS 2005 Benchmarks.http://iwls.org/iwls2005/benchmarks.html.
-
-
-
-
9
-
-
49549117930
-
Implementation and extensibility of an analytic placer
-
A. B. Kahng and Q. Wang. Implementation and extensibility of an analytic placer. IEEE TCAD, 2005.
-
(2005)
IEEE TCAD
-
-
Kahng, A.B.1
Wang, Q.2
-
10
-
-
57849154404
-
Pulse width allocation with clock skew scheduling for optimizing pulsed latch-based sequential circuits
-
H. Lee, S. Paik, and Y. Shin. Pulse width allocation with clock skew scheduling for optimizing pulsed latch-based sequential circuits In Proc. of ICCAD, 2008.
-
(2008)
Proc. of ICCAD
-
-
Lee, H.1
Paik, S.2
Shin, Y.3
-
13
-
-
77956211181
-
-
OpenCores. http://www.opencores.org.
-
-
-
-
14
-
-
36349026849
-
A step to integrate global routing into placement
-
M. Pan and C. Chu. A step to integrate global routing into placement. In Proc. of ICCAD, 2006.
-
(2006)
Proc. of ICCAD
-
-
Pan, M.1
Chu, C.2
-
15
-
-
0003934798
-
-
Tech. Rep.
-
E. Sentovich, K. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. Stephan, R. Brayton, and A. Sangiovanni-Vincentelli. SIS: a system for sequential circuit synthesis. Tech. Rep., 1992.
-
(1992)
SIS: A System for Sequential Circuit Synthesis
-
-
Sentovich, E.1
Singh, K.2
Lavagno, L.3
Moon, C.4
Murgai, R.5
Saldanha, A.6
Savoj, H.7
Stephan, P.8
Brayton, R.9
Sangiovanni-Vincentelli, A.10
-
16
-
-
77951240740
-
Pulse-latch approach reduces dynamic power
-
S. Shibatani and A. H.C. Li. Pulse-latch approach reduces dynamic power. EETimes Online, 2006.
-
(2006)
EETimes Online
-
-
Shibatani, S.1
Li, A.H.C.2
-
17
-
-
34548845359
-
Clock-tree aware placement based on dynamic clock-tree building
-
Y. Wang, Q. Zhou, X. Hong, and Y. Cai. Clock-tree aware placement based on dynamic clock-tree building. In Proc. Of ISCAS, 2007.
-
(2007)
Proc. of ISCAS
-
-
Wang, Y.1
Zhou, Q.2
Hong, X.3
Cai, Y.4
-
18
-
-
0032690819
-
A floorplan-based planning methodlogy for power and clock distribution in ASICs
-
J.-S. Yim, S.-O. Bae, and C.-M. Kyung. A floorplan-based planning methodlogy for power and clock distribution in ASICs. In Proc. of DAC, 1999.
-
(1999)
Proc. of DAC
-
-
Yim, J.-S.1
Bae, S.-O.2
Kyung, C.-M.3
|