Resurrecting infeasible clock-gating functions

Proceedings - Design Automation Conference

Volumn , Issue , 2009, Pages 160-165

  Arbel, Eli ^a   Eisner, Cindy ^a   Rokhlenko, Oleg ^a  

^a IBM HAIFA RESEARCH LAB   (Israel)

Author keywords

Approximation; Clock gating; Clustering; Low power

Indexed keywords

COMPUTER AIDED DESIGN;

APPROXIMATION; CLOCK GATING; CLUSTERING; LARGE MARGINS; LOW POWER; OPTIMIZATION TECHNIQUES; POST PROCESSING; POWER SAVINGS;

CLOCKS;

EID: 70350731273     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1629911.1629957     Document Type: Conference Paper

References (17)

1. A.Ben-Dor, R. Shamir, and Z. Yakhini. Clustering gene expression patterns. Journal of Computational Biology, 6(3/4):281-297, 1999.
2. M. Alidina, J. Monteiro, S. Devadas, A. Ghosh, and M. Papaefthymiou. Precomputation-based sequential logic optimization for low power. IEEE Transactions on VLSI Systems, 2(4):426-436, 1994.
3. L. Benini, G. D. Micheli, E. Macii, M. Poncino, and R. Scarsi. Symbolic synthesis of clock-gating logic for power optimization of synchronous controllers. ACM Transactions on Design Automation of Electronic Systems, 4(4):351-375, 1999.
4. R. E. Bryant. Graph-based algorithms for Boolean function manipulation. IEEE Transactions on Computers, 35:677-691, 1986.
5. L. Cheng, D. Chen, and M. D. F. Wong. DDBDD: delay-driven BDD synthesis for FPGAs. In Proc. of DAC '07, pages 910-915, 2007.
6. D.Banares, J.Cortadella, and M.Kishinevsky. A recursive paradigm to solve boolean relations. In Proc. of DAC '04, pages 92-97, 2004.
7. A. P. Hurst. Automatic synthesis of clock gating logic with controlled netlist perturbation. In Proc. of DAC '08, pages 654-657, 2008.
8. T. Kunjan, U. Hinsberger, and R. Kolla. Approximative representation of Boolean functions by size controllable ROBDD's. Technical report, Inst. fiir Informatik, Univ. Wfirzburg, 1997.
9. Y. Kuo, S. Weng, and S. Chang. A novel sequential circuit optimization with clock gating logic. In Proc. of the ICCAD '08, pages 230-233, 2008.
10. G. D. Micheli. Synthesis and Optimization of Digital Circuits. McGraw-Hill, Inc., 1994.
11. P. Parra, A. J. Acosta, and M. Valencia. Selective clock-gating for low power/low noise synchronous counters. In Proc. of the 12th International Workshop on Integrated Circuit Design, pages 448-457, 2002.
12. P. Prasad, M. Raseen, A. Assi, and S. Senanayake. BDD path length minimization based on initial variable ordering. Journal of Computer Sciences, 1(4):521-529, 2005.
13. Q.Wu, M.Pedram, and X.Wu. Clock-gating and its application to low power design of sequential circuits. IEEE Transactions on Computers, 47(103):415-420, 2000.
14. R.Wiener, G.Kamhi, and M.Y.Vardi. Intelligate: scalable dynamic invariant learning for power reduction. In Procõ of PATMOS ,08, 2008.
15. F. Theeuwen and E. Seelen. Power reduction through clock gating by symbolic manipulation. In Proc. of IFIP Int. Workshop on Logic and Architecture Synthesis, pages 184-191, 1996.
16. C. Yang and M. Ciesielski. BDS: a BDD-based logic optimization system. In Proc. of DAC '00, pages 92-97, 2000.
17. C. Yang, V. Singhal, and M. Ciesielski. BDD decomposition for efficient logic synthesis. In Proc. of ICCD '99, pages 626-631, 1999.