Writeback-aware partitioning and replacement for last-level caches in phase change main memory systems

Transactions on Architecture and Code Optimization

Volumn 8, Issue 4, 2012, Pages

  Zhou, Miao ^a   Du, Yu ^a   Childers, Bruce ^a   Melhem, Rami ^a   Mossé, Daniel ^a  

^a UNIVERSITY OF PITTSBURGH   (United States)

Author keywords

Cache partitioning; Phase change memory; Replacement; Shared cache

Indexed keywords

CACHE MISS; CACHE PARTITIONING; HIGH THROUGHPUT; IN-PHASE; LOW POWER; MAIN MEMORY; MULTI-CORE SYSTEMS; MULTIPLE APPLICATIONS; PHASE CHANGES; REPLACEMENT; REPLACEMENT POLICY; REPLACEMENT SCHEME; RUNTIMES; SHARED CACHE; WRITE-BACK;

BANDWIDTH; DYNAMIC RANDOM ACCESS STORAGE; ENERGY UTILIZATION; PHASE CHANGE MEMORY; QUEUEING THEORY;

CACHE MEMORY;

EID: 84857877836     PISSN: 15443566     EISSN: 15443973     Source Type: Journal    
DOI: 10.1145/2086696.2086732     Document Type: Article

References (27)

1. CHEN, S., GIBBONS, P. B., AND NATH, S. 2011. Rethinking database algorithms for phase change memory. In Proceedings of CIDR '11.
2. CHO, S. AND LEE, H. 2009. Flip-n-write: a simple deterministic technique to improve pram write performance, energy and endurance. In Proceedings of MICRO 42. 347-357.
3. DONG, J., ZHANG, L., HAN, Y., AND LI, X. 2011. Wear rate leveling: Lifetime enhancement of pramwith endurance variation. In Proceedings of DAC '11.
4. FERREIRA, A. P., CHILDERS, B., MELHEM, R., MOSSE, D., AND YOUSIF, M. 2010a. Using pcm in next-generation embedded space applications. In Proceedings of RTAS '10.
5. FERREIRA, A. P., ZHOU, M., BOCK, S., CHILDERS, B., MELHEM, R., AND MOSSE, D. 2010b. Increasing pcm main memory lifetime. In Proceedings of DATE '10.
6. KANG, S., CHO, W.-Y., CHO, B.-H., LEE, K. J., ET AL. 2006. A 0.1 ìm 1.8V 256Mb 66MHz Synchronous Burst PRAM. In Proceedings of ISSCC '06.
7. KIM, W., GUPTA, M. S., YEON WEI, G., AND BROOKS, D. 2008. System level analysis of fast, per-core dvfs using on-chip switching regulators. In Proceedings of HPCA '08.
8. KIM, Y., PAPAMICHAEL, M., MUTLU, O., AND HARCHOL-BALTER, M. 2010. Thread cluster memory scheduling: Exploiting differences in memory access behavior. In Proceedings of MICRO 43. 65-76.
9. KOTERA, I., ABE, K., EGAWA, R., TAKIZAWA, H., AND KOBAYASHI, H. 2011. Power-aware dynamic cache partitioning for CMPs. Lecture Notes in Computer Science, vol. 6590, 135-153.
10. KUN LUO, GUMMARAJU, J., AND FRANKLIN, M. 2001. Balancing throughput and fairness in SMT processors. In Proceedings of ISPASS '01. 164-171.
11. LEE, K.-J., CHO, B.-H., CHO, W. Y., KANG, S. ET AL. 2008. A 90 nm 1.8 v 512 mb diode-switch pram with 266 mb/s read throughput. IEEE J. Solid-State Circuits 43, 1, 150-162.
12. LEE, B. C., IPEK, E., MUTLU, O., AND BURGER, D. 2009. Architecting phase change memory as a scalable dram alternative. In Proceedings of ISCA'09. 2-13.
13. LIN, J., LU, Q., DING, X., ZHANG, Z., ZHANG, X., AND SADAYAPPAN, P. 2008. Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems. In Proceedings of HPCA '08.
14. MATTSON, R., GECSEI, J., SLUTZ, D., AND TRAIGER, I. 1970. Evaluation techniques for storage hierarchies. IBM Syst. J. 9, 2, 78-117.
15. MORETO, M., CAZORLA, F., RAMIREZ, A., AND VALERO, M. 2007. Online prediction of applications cache utility. In Proceedings of IC-SAMOS'07. 169-177.
16. MORETO, M., CAZORLA, F. J., RAMIREZ, A., AND VALERO, M. 2011. Dynamic cache partitioning based on the MLP of cache misses. Lecture Notes in Computer Science, vol. 6590, 3-23.
17. PELLIZZER, F., BENVENVTI, A., GLEIXNER, B., KIM, Y., JOHNSON, B., MAGISTRETTI, M., MARANGON, T., PIROVANO, A., BEZ, R., AND ATWOOD, G. 2006. A 90nm phase change memory technology for stand-alone non-volatile memory applications. In Proceedings of the Symposium on VLSI Technology.
18. QURESHI, M., FRANCESCHINI, M., AND LASTRAS-MONTANO, L. 2010. Improving read performance of phase change memories via write cancellation and write pausing. In Proceedings of HPCA '10. 1-11.
19. QURESHI, M. K., LYNCH, D. N., MUTLU, O., AND PATT, Y. N. 2006. A case for mlp-aware cache replacement. In Proceedings of ISCA'06. 167-178.
20. QURESHI, M. K. AND PATT, Y. N. 2006. Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches. In Proceedings of MICRO 39. 423-432. (Pubitemid 351337015)
21. QURESHI, M. K., SRINIVASAN, V., AND RIVERS, J. A. 2009a. Scalable high performance main memory system using phase-change memory technology. In Proceedings of ISCA'09. 24-33.
22. QURESHI, M. K., FRANCHESCINI, M., SRINIVASAN, V., LASTRAS, L., ABALI, B., AND KARIDIS, J. 2009. Enhancing lifetime and security of pcm-based main memory with start-gap wear leveling. In Proceedings of MICRO 42. 14-23.
23. SUH, G. E., RUDOLPH, L., AND DEVADAS, S. 2004. Dynamic partitioning of shared cache memory. J. Supercomput. 28, 7-26.
24. U.S. ENVIRONMENTAL PROTECTION AGENCY. 2007. Report to congress on server and data center energy efficiency. Public law 109-431.
25. ZHANG, W. AND LI, T. 2009. Exploring phase change memory and 3d die-stacking for power/thermal friendly, fast and durable memory architectures. In Proceedings of PACT'09. 101-112.
26. ZHANG, Z., ZHU, Z., AND ZHANG, X. 2000. A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality. In Proceedings of MICRO 33. 32-41. (Pubitemid 32255829)
27. ZHOU, P., ZHAO, B., YANG, J., AND ZHANG, Y. 2009. A durable and energy efficient main memory using phase change memory technology. In Proceedings of ISCA'09. 14-23.