Wear rate leveling: Lifetime enhancement of PRAM with endurance variation

Proceedings - Design Automation Conference

Volumn , Issue , 2011, Pages 972-977

  Dong, Jianbo ^a   Zhang, Lei ^a   Han, Yinhe ^a   Wang, Ying ^a   Li, Xiaowei ^a  

^a INSTITUTE OF COMPUTING TECHNOLOGY   (China)

Author keywords

PRAM endurance; wear leveling; wear rate leveling

Indexed keywords

CO-OPTIMIZE; DATA VOLUME; ENDURANCE IMPROVEMENT; LIFETIME DEGRADATION; LIFETIME ENHANCEMENT; MAIN MEMORY; NOVEL ALGORITHM; PERFORMANCE DEGRADATION; PHASE-CHANGE RANDOM ACCESS MEMORY; PRAM ENDURANCE; RE-MATCHING; WEAR LEVELING; WEAR RATE LEVELING; WEAR RATES; WRITING BEHAVIOR;

ALGORITHMS; COMPUTER AIDED DESIGN; DEGRADATION; PHASE CHANGE MEMORY; RANDOM ACCESS STORAGE; WEAR OF MATERIALS;

DURABILITY;

EID: 80052656876     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (16)

1. Y. Bao, M. Chen, Y. Ruan, L. Liu, J. Fan, Q. Yuan, B. Song, J. Xu, "HMTT: A Platform Independent Full-System Memory Trace Monitoring System", SIGMETRICS, pages 229-240, 2008.
2. H. W. Kuhn, "The Hungarian Method for the assignment problem", Naval Research Logistics Quarterly, 2:83-97, 1955.
3. M. K. Qureshi, J. Karidis, M. Franceschini, "Enhancing lifetime and Security of PCM-Based Main Memory with Start-Gap Wear Leveling", MICRO, pages 14-23, 2009.
4. W. Zhang and T. Li, "Characterizing and Mitigating the Impact of Process Variations on Phase Change based Memory Systems", MICRO, pages 2-13, 2009.
5. K. Kim and S. J. Ahn, "Reliability Investigation for Manufacturable High Density PRAM", IRPS, pages 157-162, 2005.
6. P. Zhou, B. Zhao, J. Yang and Y. Zhang, "A Durable and Energy Efficient Main Memory Using Phase Change Memory Technology", pISCA, ages 14-23, 2009.
7. S. Kang, et al., "A 0.1-μm 1.8V 256-Mb Phase-Change Random Access Memory (PRAM) with 66-MHz Synchronous Burst-Read Operation", JSSC, 42(1):210-218, 2007.
8. B. C. Lee, E. Ipek, O. Mutlu, and D. Burger, "Architecting Phase Change Memory as a Scalable DRAM Alternative", ISCA, pages 2-13, 2009.
9. K. Lee, et al., "A 90nm 1.8V 512Mb Diode-Switch PRAM with 266MB/s Read Throughput", JSSC, 43(1):150-162, 2008.
10. X. Wu, J. Li, L, Zhang, E. Speight, R. Rajamony, Y Xie, "Hybrid Cache Architecture with Disparate Memory Technologies", ISCA, pages 20-24, 2009.
11. G. Dhiman, R. Ayoub, and T. Rosing, "PDRAM: A Hybrid PRAM and DRAM Main Memory System", DAC, pages 664-469, 2009.
12. E. Ipek, J. Condit, E. B. Nightingale, D. Burger, and T. Moscibroda, "Dynamically Replicated Memory: Building Reliable Systems from Nanoscale Resistive Memories", ASPLOS, pages 3-14, 2010.
13. P. Mangalagiri, A. Yanamandra, Y. Xie, N. Vijaykrishnan, M. J. Irwin, K. Sarpatwari, and O. A. Karim, "A Low-Power Phase Change Memory Based Hybrid Cache Architecture", GLSVLSI, pages 395-398, 2008.
14. A. Agarwal, D. Blaauw, V. Zolotov, S. Sundareswaran, M. Zhao, K. Gala, and R. Panda, "Path-based statistical timing analysis considering inter and intradie correlations", TAU, pages 16-21, 2002.
15. M. K. Qureshi, V. Srinivasan, J. A. Rivers, "Scalable High Performance Main Memory System Using Phase-Change Memory Technology", ISCA, pages 24-33, 2009.
16. W. Zhang and T. Li, "Exploring Phase Change Memory and 3D Die- Stacking for Power/Thermal Friendly, Fast and Durable Memory Architectures", PACT, pages 101-112, 2009.