Malicious circuitry detection using thermal conditioning

IEEE Transactions on Information Forensics and Security

Volumn 6, Issue 3 PART 2, 2011, Pages 1136-1145

  Wei, Sheng ^a   Meguerdichian, Saro ^a   Potkonjak, Miodrag ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Gate level characterization (GLC); hardware Trojans; process variation

Indexed keywords

DIGITAL RIGHTS MANAGEMENT; GATE-LEVEL CHARACTERIZATION (GLC); LINEAR COEFFICIENTS; LOW POWER; LP FORMULATIONS; NON DESTRUCTIVE; POST PROCESSING; PROCESS VARIATION; SCALING FACTORS; SYSTEM OF LINEAR EQUATIONS; THERMAL CONDITIONING; TROJAN HORSE; YIELD OPTIMIZATION;

COPYRIGHTS;

LINEAR EQUATIONS;

EID: 80051746290     PISSN: 15566013     EISSN: None     Source Type: Journal    
DOI: 10.1109/TIFS.2011.2157341     Document Type: Article

References (28)

1. S. Wei, S. Meguerdichian, and M. Potkonjak, "Gate-level characterization: Foundations and hardware security applications", in Proc. DAC, 2010, pp. 222-227.
2. S. Borkar, T. Karnik, S. Narendra, J. Tschanz, A. Keshavarzi, and V. De, "Parameter variations and impact on circuits and microarchitecture", in Proc. DAC, 2003, pp. 338-342.
3. M. Tehranipoor and F. Koushanfar, "A survey of hardware Trojan taxonomy and detection", IEEE Design Test Comput., vol. 27, no. 1, pp. 10-25, Jan.-Feb. 2010.
4. F. Koushanfar, P. Boufounos, and D. Shamsi, "Post-silicon timing characterization by compressed sensing", in Proc. ICCAD, 2008, pp. 185-189.
5. Y. Alkabani, T. Massey, F. Koushanfar, and M. Potkonjak, "Input vector control for post-silicon leakage current minimization in the presence of manufacturing variability", in Proc. DAC, 2008, pp. 606-609.
6. M. Potkonjak, A. Nahapetian, M. Nelson, and T. Massey, "Hardware Trojan horse detection using gate-level characterization", in Proc. DAC, 2009, pp. 688-693.
7. P. Friedberg, Y. Cao, J. Cain, R. Wang, J. Rabaey, and C. Spanos, "Modeling within-die spatial correlation effects for process-design co-optimization", in Proc. ISQED, 2005, pp. 516-521.
8. M. Brown, C. Bazeghi, M. Guthaus, and J. Renau, "Measuring and modeling variability using low-cost FPGAs", in Proc. FPGA, 2009, pp. 286-286.
9. N. Drego, A. Chandrakasan, and D. Boning, "A test-structure to efficiently study threshold-voltage variation in large MOSFET arrays", in Proc. ISQED, 2007, pp. 281-286. (Pubitemid 47298207)
10. W. Zhang, X. Li, and R. Rutenbar, "Bayesian virtual probe: Minimizing variation characterization cost for nanoscale IC technologies via Bayesian inference", in Proc. DAC, 2010, pp. 262-267.
11. S. Wei and M. Potkonjak, "Scalable segmentation-based malicious circuitry detection and diagnosis", in Proc. ICCAD, 2010, pp. 483-486.
12. S. Wei and M. Potkonjak, "Scalable hardware Trojan diagnosis", IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2011, to be published.
13. F. Wolff, C. Papachristou, S. Bhunia, and R. Chakraborty, "Towards Trojan-free trusted ICs: Problem analysis and detection scheme", in Proc. DATE, 2008, pp. 1362-1365.
14. M. Banga and M. Hsiao, "A region based approach for the identification of hardware of Trojans", in Proc. HOST, 2008, pp. 40-47.
15. J. Li and J. Lach, "At-speed delay characterization for IC authentication and Trojan horse detection", in Proc. HOST, 2008, pp. 8-14.
16. Y. Jin and Y. Makris, "Hardware Trojan detection using path delay fingerprint", in Proc. HOST, 2008, pp. 51-57.
17. X. Wang, H. Salmani, M. Tehranipoor, and J. Plusquellic, "Hardware Trojan detection and isolation using current integration and localized current analysis", in Proc. DFT, 2008, pp. 87-95.
18. J. Aarestad, D. Acharyya, R. Rad, and J. Plusquellic, "Detecting Trojans through leakage current analysis using multiple supply pad IDDQS", IEEE Tran. Inf. Forensics Security, vol. 5, no. 4, pp. 893-904, Dec. 2010.
19. D. Markovic, C. Wang, L. Alarcon, T. Liu, and J. Rabaey, "Ultralowpower design in near-threshold region", Proc. IEEE, vol. 98, no. 2, pp. 237-252, Feb. 2010.
20. A. Asenov, "Random dopant induced threshold voltage lowering and fluctuations in sub-0.1 MOSFETs: A 3-D atomistic simulation study", IEEE Trans. Electron Devices, vol. 45, no. 12, pp. 2505-2513, 1998. (Pubitemid 128736693)
21. B. Cline, K. Chopra, D. Blaauw, and Y. Cao, "Analysis and modeling of CD variation for statistical static timing", in Proc. ICCAD, 2006, pp. 60-66.
22. R. Rajsuman, "Iddq testing for CMOS VLSI", Proc. IEEE, vol. 88, no. 4, pp. 544-566, Apr. 2000.
23. P. Kocher, J. Jaffe, and B. Jun, "Differential power analysis", in Proc. CRYPTO, 1999, pp. 388-397.
24. [Online]. Available: http://sine.ni.com/nips/cds/view/p/lang/en/nid/ 204239
25. P. Michaud and Y. Sazeides, "ATMI: Analytical model of temperature in microprocessors", in Proc. MoBS, 2007, pp. 1-10.
26. R. Bellman, "On the approximation of curves by line segments using dynamic programming", Commun. ACM, vol. 4, no. 6, pp. 284-284, 1961.
27. R. Rao, F. Liu, J. Burns, and R. Brown, "A heuristic to determine low leakage sleep state vectors for CMOS combinational circuits", in Proc. ICCAD, 2003, pp. 689-692.
28. L. Yuan and G. Qu, "A combined gate replacement and input vector control approach for leakage current reduction", IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 2, pp. 173-182, Feb. 2006.