Gate-level characterization: Foundations and hardware security applications

Proceedings - Design Automation Conference

Volumn , Issue , 2010, Pages 222-227

  Wei, Sheng ^a   Meguerdichian, Saro ^a   Potkonjak, Miodrag ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Gate level characterization; Hardware Trojan horse; Manufacturing variability; Thermal conditioning

Indexed keywords

AVERAGE ERRORS; CONSTRAINT MANIPULATION; DIGITAL RIGHTS MANAGEMENT; GATE LEVELS; GATE-LEVEL CHARACTERIZATION; HARDWARE SECURITY; LEAKAGE POWER; MANUFACTURING VARIABILITY; NEW SOLUTIONS; SCALING FACTORS; SIMULATION RESULT; STRONG CORRELATION; SYSTEM OF LINEAR EQUATIONS; TARGET CIRCUITS; THERMAL CONDITIONING; THERMAL CONTROL; TROJAN HORSE;

COPYRIGHTS;

COMPUTER AIDED DESIGN;

EID: 77956221000     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1837274.1837332     Document Type: Conference Paper

References (19)

1. M. Banga, M. Hsiao. A Region Based Approach for the Identification of Hardware Trojans. HOST 2008, pp. 40-47.
2. G. Qu, M. Potkonjak. Intellectual Property Protection in VLSI Designs: Theory and Practice. Kluwer Academic Publishers, 2003.
3. F. Koushanfar, G. Qu, M. Potkonjak. Intellectual Property Metering. Information Hiding 2001, pp. 81-95.
4. N. Beckmann, M. Potkonjak. Hardware-Based Public-Key Cryptography with Public Physically Unclonable Functions. Information Hiding 2009, pp. 206-220.
5. M. Majzoobi, F. Koushanfar, M. Potkonjak. Techniques for Design and Implementation of Secure Reconfigurable PUFs. ACM TRETS, Vol.2 No.1, 2009, pp. 1-33.
6. F. Koushanfar, M. Potkonjak. CAD-based Security, Cryptography, and Digital Rights Management. DAC 2007, pp. 268-269.
7. Y. Alkabani, F. Koushanfar. Consistency-based Characterization for IC Trojan Detection. ICCAD 2009, pp. 123-127.
8. P. Friedberg, Y Cao, J. Cain, R. Wang, J. Rabaey, C. Spanos. Modeling Within-Die Spatial Correlation Effects for Process-Design Co-Optimization. ISQED 2005. pp. 516-521.
9. Y. Alkabani, T. Massey, F. Koushanfar, M. Potkonjak. Input Vector Control for Post-silicon Leakage Current Minimization in the Presence of Manufacturing Variability. DAC 2008, pp. 606-609.
10. Y. Alkabani, F. Koushanfar, N. Kiyavash, M. Potkonjak. Trusted Integrated Circuits: A Nondestructive Hidden Characteristics Extraction Approach. Information Hiding 2008, pp. 102-117.
11. F. Koushanfar, P. Boufounos, D. Shamsi. Post-silicon Timing Characterization by Compressed Sensing. ICCAD 2008, pp. 185-189.
12. M. Tehranipoor, F. Koushanfar. A Survey of Hardware Trojan Taxonomy and Detection. IEEE Design and Test of Computers, Vol.27, No.1, 2010, pp. 10-25.
13. D. Agrawal, S. Baktir, D. Karakoyunlu, P. Rohatgi, B. Sunar. Trojan Detection Using IC Fingerprinting. S&P 2007, pp. 296-310.
14. J. Li, J. Lach. At-Speed Delay Characterization for IC Authentication and Trojan Horse Detection. HOST 2008, pp. 8-14.
15. M. Nelson, A. Nahapetian, F. Koushanfar, M. Potkonjak. SVD-Based Ghost Circuitry Detection. Information Hiding 2009, pp. 221-234.
16. M. Potkonjak, A. Nahapetian, M. Nelson, T. Massey. Hardware Trojan Horse Detection Using Gate-level Characterization. DAC 2009, pp. 688-693.
17. K. Skadron, M. Stan, W. Huang, S. Velusamy, K. Sankaranarayanan, D. Tarjan. Temperature-aware Microarchitecture. ISCA 2003, pp. 2-13.
18. L. Yuan, G. Qu. A Combined Gate Replacement and Input Vector Control Approach for Leakage Current Reduction. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol.14, No.2, 2006, pp. 173-182.
19. J. Lienhard IV, J. Lienhard V. A Heat Transfer Textbook, 3rd edition, Phlogiston Press, 2003.