Hardware trojan horse detection using gate-level characterization

Proceedings - Design Automation Conference

Volumn , Issue , 2009, Pages 688-693

  Potkonjak, Miodrag ^a   Nahapetian, Ani ^a   Nelson, Michael ^a   Massey, Tammara ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Gate level characterization; Hardware trojan horses; Linear programming; Manufacturing variability

Indexed keywords

APPLICATION PROGRAMS; COMPUTER AIDED DESIGN; HARDWARE SECURITY; LINEAR PROGRAMMING; MANUFACTURE;

CONSTRAINT MANIPULATION; DEEP SUB-MICRON TECHNOLOGY; GATE-LEVEL CHARACTERIZATIONS; HARDWARE SPECIFICATIONS; HARDWARE TROJAN HORSE DETECTION; MANUFACTURING VARIABILITY; NON-DESTRUCTIVE MEASUREMENT; RESEARCH AND DEVELOPMENT;

MALWARE;

EID: 70350733802     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1629911.1630091     Document Type: Conference Paper

References (16)

1. Defense Science Board (DSB) study on high performance microchip supply, http://www.acq.osd.mil/dsb/reports/2005-02-hpms report final.pdf, 2006.
2. D. Agrawal, S. Baktir, D. Karakoyunlu, P. Rohatgi, and B. Sunar. Trojan detection using ic fingerprinting. In IEEE Symposium on Security and Privacy (SP), pages 296-310, 2007.
3. R. Anderson, M. Bond, J. Clulow, and S. Skorobogato. Cryptographic processors-a survey. Proceedings of the IEEE, 94(2):357-369, 2006.
4. R.J. Anderson. Security Engineering: A guide to building dependable distributed systems. John Wiley and Sons, 2001.
5. K. Bernstein, D.J. Frank, A.E. Gattiker, W. Haensch, B.L. Ji, S.R. Nassif, E.J. Nowak, D.J. Pearson, and N.J. Rohrer. High-performance CMOS variability in the 65-nm regime and beyond. IBM Journal of Research and Development, 50(4/5):433-450, 2006.
6. D. Hwang, P. Schaumont, K. Tiri, and I. Verbauwhede. Securing embedded systems. IEEE Security & Privacy, 4(2):40-49, 2006.
7. N.K. Jha and S. Gupta. Testing of Digital Systems. Cambridge University Press, 2003.
8. F. Koushanfar and M. Potkonjak. CAD-based security, cryptography, and digital rights management.In Design Automation Conference (DAC), 2007.
9. K. Lofstrom, W.R. Daasch, and D. Taylor. IC identification circuits using device mismatch. In International Solid State Circuits Conference (ISSCC), pages 372-373, 2000.
10. A. Menezes, P. van Oorschot, and S. Vanstone. Handbook Of Applied Cryptography. CRC Press, 1997.
11. A. Srivastava, D. Sylvester, and D. Blaauw. Statistical Analysis and Optimization for VLSI: Timing and Power. Series on Integrated Circuits and Systems. Springer, 2005.
12. Y. Su, J. Holleman, and B. Otis. A 1.6J/bit stable chip ID generating circuit using process variations. In International Solid State Circuits Conference (ISSCC), page to appear, 2007.
13. G. Suh and S. Devadas. Physical unclonable functions for device authentication and secret key generation. In Design Automation Conference (DAC), pages 9-14, 2007.
14. E. Yablonovitch. Can nano-photonic silicon circuits become an intra-chip interconnect technology? In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 309-309, 2007.
15. M. Nelson, A. Nahapetian, F. Koushanfar, M. Potkonjak. SVD-based Ghost Circuitry Detection. In Information Hiding (IH), 2009.
16. R. Rad, X. Wang, J. Plusquellic, and M. Tehranipoor. Taxonomy of Trojans and Methods of Detection for IC Trust. In International Conference on Computer-Aided Design (ICCAD), 2008.