A HW/SW co-designed heterogeneous multi-core virtual machine for energy-efficient general purpose computing

Proceedings - International Symposium on Code Generation and Optimization, CGO 2011

Volumn , Issue , 2011, Pages 236-245

  Wu, Youfeng ^a   Hu, Shiliang ^a   Borin, Edson ^b   Wang, Cheng ^a  

^a INTEL CORPORATION   (United States)

^b UNIVERSITY OF CAMPINAS   (Brazil)

Author keywords

Binary Optimization; Energy Efficiency; Heterogeneous multi cores; HW SW Co designed Virtual Machine; Single Thread Performance

Indexed keywords

BINARY OPTIMIZATION; ENERGY EFFICIENT; EXPERIMENT AND ANALYSIS; GENERAL PURPOSE; GENERAL PURPOSE PROCESSORS; GENERAL-PURPOSE COMPUTING; HETEROGENEOUS MULTICORE; HW/SW CO-DESIGNED VIRTUAL MACHINE; MARKET SEGMENT; MULTI-CORES; OUT OF ORDER; POWER EFFICIENT; SINGLE-THREAD PERFORMANCE; SPECIAL PURPOSE PROCESSORS; VIRTUAL MACHINES;

EMBEDDED SYSTEMS; ENERGY EFFICIENCY; NETWORK COMPONENTS; OPTIMIZATION;

COMPUTER SIMULATION;

EID: 79957513404     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CGO.2011.5764691     Document Type: Conference Paper

References (36)

1. J. Allarey, V. George, S. Jahagirdar, "Power Management Enhancements in the 45nm Intel Core™ Microarchitecture," Intel Tech Journal, Vol. 12, Issue 3, Oct 2008.
2. E., Borin, Wu, Y., Wang, C., Liu, W., Breternitz Jr., M., Hu, S., Natanzon, E., Rotem, S., and Rosner, R., "TAO: two-level atomicity for dynamic binary optimizations". CGO'2010: 12-21.
3. K. Chakraborty P. M. Wells, G. S. Sohi, "Computation Spreading: Employing Hardware Migration to Specialize CMP Cores On-the-fly," ASPLOS'2006
4. Dally, W. J., J. Balfour, D. Black-Shaffer, J. Chen, R. C. Harting, V. Parikh, J. Park, D. Sheffield "Efficient Embedded Computing" IEEE Computer, July 2008.
5. Dandumont, P. "Power Management: Tests and Theory", http:// www.tomshardware.com/ reviews/intel-atom-cpu,1947-7.html
6. Dehnert, J. C, Grant, B., Banning, J. P., Johnson, R., Kistler, T, Klaiber, A., and Mattson, J. "The Transmeta Code Morphing Software: Using Speculation, Recovery, and Adaptive Retranslation to Address Real-Life Challenges". CGO'2003.
7. Dhodapkar, A. and J. Smith, "Comparing Program Phase Detection Techniques", Micro-36, 2003.
8. Ebcioglu, K.; Altman, E.R.; "Daisy: Dynamic Compilation For 100% Architectural Compatibility", ISCA-24, 1997
9. Ekman, M, P. Stenstrom, "Performance and power impact of issue-width in chip-multiprocessor cores," ICPP 2003.
10. Fan, K., M. Kudlur, G. Dasika, and S. Mahlke, "Bridging the Computation Gap Between Programmable Processors and Hardwired Accelerators", HPCA-15, Feb. 2009, pp. 313-322.
11. Grochowski, E. and M. Annavaram, "Energy per Instruction Trends in Intel Microprocessors", Technology@ Intel Magazine, March 2006, pp 1-8.
12. Gummaraju, J., Rosenblum, M.; "Stream programming on general-purpose processors," MICRO-38. 2005.
13. Homayoun, H., S. Pasricha , M. Makhzan, A. Veidenbaum, "Improving performance and reducing energy-delay with adaptive resource resizing for out-of-order embedded processors," ACM SIGPLAN Notices, v.43 n.7, July 2008
14. Hsu, S.; Venkatraman, V.; Mathew, S.; Kaul, H.; Anders, M.; Dighe, S.; Burleson, W.; Krishnamurthy, R, "A 2GHz 13.6mW 12 x 9b multiplier for energy efficient FFT accelerators," ESSCIRC-31, 2005.
15. Hu, S., and J. E. Smith, "Reducing Startup Time in Co-Designed Virtual Machines." ISCA 2006: 277-288 (Pubitemid 46016622)
16. Kamruzzaman, M. S. Swanson, D. M. Tullsen, "Software Data Spreading: Leveraging Distributed Caches to Improve Single Thread Performance", PLDI 2010
17. Kelm, J. H., Daniel R. J., M. R. Johnson, N. C. Crago, W. Tuohy, A. Mahesri, S. S. Lumetta, M. I. Frank, S. J. Patel, "Rigel: An Architecture and Scalable Programming Interface for a 1000-core Accelerator", ISCA 2009
18. Kim, H., J. E. Smith, "Hardware Support for Control Transfers in Code Caches." MICRO 2003: 253-264
19. Kindratenko, V. V., J. Enos, G. Shi, M. T. Showerman, G. W. Arnold, J. E. Stone, J. C. Phillips, W. W. Hwu: "GPU clusters for high-performance computing". CLUSTER 2009: 1-8
20. Kumar, R.; Jouppi, N.P.; Tullsen, D.M.; "Conjoined-Core Chip Multiprocessing," Micro-37, 2004
21. Kumar, R, D.Tullsen, N.Jouppi, "Core architecture optimization for heterogeneous chip multiprocessors", PACT-15, 2006
22. Lu, J., H. Chen, P. Yew, W. Hsu, "Design and Implementation of a Lightweight Dynamic Optimization System". J. Instruction- Level Parallelism 6: (2004)
23. McNairy, C.; Soltis, D.; "Itanium 2 processor microarchitecture, " IEEE Micro, Volume: 23 , Issue: 2. (March 2003)
24. Neelakantam, N., Ditzel, D., and Zilles, C. "A real system evaluation of hardware atomicity for software speculation." ASPLOS-15, 2010
25. Parisha, S. and A. Veidenbaum, "Improving Branch Prediction Accuracy in Embedded Processors in the Presence of Context Switches" Int'l Symposium on Computer Design (ICCD-2003), San Jose, Oct. 2003
26. Patel, S.J., Lumetta, S.S., "rePLay: A hardware framework for dynamic optimization," IEEE Transactions on Computers, Jun 2001, Vol: 50 Issue:6, PP: 590-608 (Pubitemid 32609869)
27. Rosner, R., Y. Almog, M. Moffie, N. Schwartz, A. Mendelson: "PARROT: Power Awareness Through Selective Dynamically Optimized Traces". PACS 2003: 196-214 (Pubitemid 39744022)
28. Shrout, R., "NVIDIA GeForce 200M GPU Update - Power numbers and efficiency", PC Perspective, Jun 18, 2009.
29. Smith, J.E.; Sastry, S.; Heil, T.; Bezenek, T.M.; "Achieving high performance via co-designed virtual machines", Innovative Architecture for Future Generation High-Performance Processors and Systems, 1998, pp 77-84
30. nd, 2004).
31. Sturdevant, C., "Nehalem chips in." eWEEK APRIL 6, 2009
32. M. A. Suleman, O. Mutlu, J. A. Joao, Khubaib, Y. N. Patt, "Data Marshaling for Multi-core Architectures", ISCA 2010.
33. M. A. Suleman, O. Mutlu, M. K. Qureshi, Y. N. Patt, "Accelerating critical section execution with asymmetric multi-core architectures". ASPLOS 2009.
34. Wang, C., Y. Wu, E. Borin, S. Hu, W. Liu, D. Sager, T. Ngai, J. Fang, "Dynamic parallelization of single-threaded binary programs using speculative slicing". ICS 2009, pp. 158-168
35. Wu, Y., M. Breternitz Jr., J. Quek, O. Etzion, J. Fang: "The Accuracy of Initial Prediction in Two-Phase Dynamic Binary Translators." CGO 2004. PP 227-238
36. Azizi, O., A. Mahesri, B. Lee, S. Patel, M. Horowitz, "Energy-Performance Tradeoffs in Processor Architecture and Circuit Design: A Marginal Cost Analysis", ISCA 2010