PARROT: Power awareness through selective dynamically optimized traces

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3164, Issue , 2004, Pages 196-214

  Rosner, Roni ^a   Almog, Yoav ^a   Moffie, Micha ^a   Schwartz, Naftali ^a   Mendelson, Avi ^a  

^a INTEL CORPORATION   (Israel)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; BIRDS; BUDGET CONTROL;

COMPLEX MECHANISMS; DECOUPLINGS; DYNAMIC OPTIMIZATION; DYNAMIC PIPELINE; HIGH POWER; MICRO ARCHITECTURES; PERFORMANCE; PERFORMANCE GAIN; POWER AWARENESS; TRACE CACHE; POWER BUDGETS; POWER CONSTRAINTS;

BUDGET CONTROL; POWER MANAGEMENT;

EID: 35048814925     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: None     Document Type: Article

References (31)

1. Y. Almog, R. Rosner, N. Schwartz and A. Schmorak, "Specialized Dynamic Optimizations for High-Performance Energy-Efficient Mi- croarchitecture", to appear in CGO'04.
2. V. Bala, E. Duesterwald and S. Banerjia, "Transparent Dynamic Optimization: The Design and Implementation of Dynamo", TR HPL-1999-78, HP Labs.
3. M. Bekerman, A. Mendelson and G Shcaffer, "Performance and Hardware Complexity Tradeoffs in Designing Multithreaded Architectures", in PACT, pp 24-34, Oct. 1996.
4. B. Black and J.P. Shen, "Turboscalar: A High Frequency High IPC Microarchitecture", in ISCA27, June 2000.
5. D.M. Brooks et al, "Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors", IEEE Micro, 20(6):36-44, Nov./Dec. 2000.
6. G. Cai, C.H. Lim and W.R. Daasch, "Thermal-Scheduling For Ultra Low Power Mobile Microprocessor", in. WCED'02, 2002.
7. K. Ebcioglu and E.R. Altman, "DAISY: Dynamic Compilation for 100% Architectural Compatibility", in ISCA24, pp. 26-37, 1997.
8. B. Fahs, S. Bose, M. Crum, B. Slechta, F. Spadini, T. Tung, S.J. Patel and S.S. Lumetta, "Permormance Characterization of a Hardware Mechanism for Dynamic Optimization", MICRO34, 2001.
9. D. Friendly, S. Patel and Y. Patt, "Putting the Fill Unit to Work: Dynamic Optimizations for Trace Cache Microprocessors", in MICRO31, Nov. 1998.
10. M. Gschwind, E.R. Altman, S. Sathaye, P. Ledak and D. Appenzeller, "Dynamic and Transparent Binary Translation", in IEEE Computer Magazine 33(3), pp. 54-59, 2000.
11. G. Hinton, D. Sager, M. Upton, D. Boggs, D. Carmean, A. Kyker and P. Roussel, "The Microarchitecture of the Pentium® 4 Processor", in Intel Technology Journal, 2001.
12. Q. Jacobson, E. Rotenberg and J.E. Smith, "Path-Based Next Trace Prediction", in MICRO30, 1997.
13. S. Jourdan, L. Rappoport, Y. Almog, M. Erez, A. Yoaz, and R. Ronen, "extended Block Cache", in HPCA6, Jan. 2000.
14. O. Kosyakovsky, A. Mendelson and A. Kolodny, "The Use of Profile-based Trace Classification for Improving the Power and Performance of Trace Cache Systems", in 4th Workshop on Feedback-Directed and Dynamic Optimization, Austin, Dec. 2001.
15. M.S. Lam and R.P. Wilson, "Limits of Control Flow on Parallelism", in Proc. 19th ISCA, pp. 46-57, May 1992.
16. S.A. Mahlke, D.C. Lin, W.Y. Chen, R.E. Hank and R.A. Bringmann, "Effective Compiler Support for Predicated Execution using the Hyperblock", in MICRO25, 1992.
17. S. Melvin and Y Patt, "Enhancing Instruction Scheduling with a Block-Structured ISA", in Intern. Journal of Parallel Prog., 23(3) pp 221-243, Jun. 1995
18. M.C. Merten, A.R. Trick, C.N. George, J. Gyllenhaal, and W.W. Hwu, "A Hardware-Driven Profiling Scheme for Identifying Program Hot Spots to Support Runtime Optimization", ISCA26, 1999.
19. M.C. Merten, A.R. Trick, E. M. Nystrom, R.D. Barnes and W. Mwu, "A Hardware Mechanism for Dynamic Extraction and Relayout of Program Hot Spots", in ISCA27, May 2000.
20. R. Nair. and M.E. Hopkins, "Exploiting instruction level parallelism in processors by caching scheduled groups", in Proc. ISCA24, pp. 13-25, 1997.
21. A. Parikh, M. Kandemir, N. Vijaykrishnan and M.J. Irwin, "VLIW Scheduling for Energy and Performance" in Proc. IEEE Workshop on VLIW, pp. 111-117. April 2001.
22. S. Patel and S. Lumetta, "rePlay: A Hardware Framework for Dynamic Optimization", in IEEE Trans, on Computers, 50(6), pp 590-608, June 2001
23. S. Patel, T. Tung, S Bose and M. Crum, "Increasing the Size of Atomic Instruction Blocks using Control Flow Assertions", in MICRO33, 2000.
24. A. Peleg and U. Weiser, "Dynamic Flow Instruction Cache Memory Organized Around Trace Segments Independent of Virtual Address Line", U.S. Patent 5,381,533, Jan. 1995.
25. M. Postiff, G. Tyson and T. Mudge, "Performance Limits of Trace Caches", in Journal of ILP, vol. 1. Oct. 1999.
26. R. Rosner, A. Mendelson and R. Ronen, "Filtering Techniques to Improve Trace-Cache Efficiency", in PACT'01, Sept. 2001.
27. R. Rosner, M. Moffie, Y. Sazeides and R. Ronen, "Selecting Long Atomic Traces for High Coverage", in ICS'03, pp. 2-11, 2003.
28. E. Rotenberg, S. Bennett and J. Smith, "A trace cache microarchitecture and evaluation", in IEEE Trans, on Computers, 48(2), pp 111-120, Feb. 1999
29. B. Solomon, R. Ronen, D. Orenstien, Y. Almog and A. Mendelson "Micro-Operation Cache: A Power Aware Frontend for Variable Instruction Length ISA", in ISLPED'01, Aug. 2001.
30. B. Slechta et al, "Dynamic Optimizations of Micro-Operations", in HPCA9, Feb. 2003.
31. V. Srinivasan, D. Brooks, M. Gschwind, P. Bose, V. Zyuban, P.N. Strenski and P.G. Emma, "Optimizing Pipelines for Power and Performance", in MICRO 35, 2002.