Improving performance and reducing energy-delay with adaptive resource resizing for out-of-order embedded processors

ACM SIGPLAN Notices

Volumn 43, Issue 7, 2008, Pages 71-78

  Homayoun, Houman ^a   Pasricha, Sudeep ^a   Makhzan, Mohammad ^b   Veidenbaum, Alex ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b University of California at Irvine   (United States)

Author keywords

Architecture; Energy Delay; Out of Order Embedded Processor; Performance; Resource Resizing

Indexed keywords

ARCHITECTURE; BUDGET CONTROL; CLOCKS;

CIRCUIT MODIFICATION; EMBEDDED PROCESSORS; ENERGY DELAY; IMPROVING PERFORMANCE; PERFORMANCE; PROCESSOR RESOURCES; RESOURCE RESIZING; ULTRA DEEP SUBMICRON;

BENCHMARKING;

EID: 67650093493     PISSN: 15232867     EISSN: None     Source Type: Journal    
DOI: 10.1145/1379023.1375668     Document Type: Article

References (22)

1. A. Terechko, M. Garg, H. Corporaal, "Evaluation of speed and area of clustered VLIW processors," VLSI Design, 2005. 18th International Conference on, vol., no., pp. 557-563, 3-7 Jan. 2005.
2. J.L. Cruz, A. González, et al., "Multiple-banked register file architectures", International Symposium on Computer Architecture, pp. 316-325, Vancouver, Canada, June 2000.
3. J.H. Tseng, K. Asanovic, et al., "Banked Multiported Register Files for High-Frequency Superscalar Microprocessors", International Symposium on Computer Architecture, San Diego, California, USA, 9-11 June 2003.
4. Stijn Eyerman, Lieven Eeckhout, Koen De Bosschere, "Efficient Design Space Exploration of High Performance Embedded Out-of-Order Processors", DATE 2006.
5. Joseph Sharkey, Dmitry Ponomarev, "An L2-Miss-Driven Early Register Deallocation for SMT Processors", ICS 2007.
6. O. Ergin, et al., "Increasing Processor Performance through Early Register Release", Int'l Conference on Computer Design, 2004.
7. S. Rixner, W. Dally, B. Khailany, P. Mattson, U. Kapasi, and J. Owens. "Register organization for media processing." In Proc. of the 6th Intl. Symp. on High-Performance Computer Architecture, pages 375-386, 1999.
8. Keith I. Farkas, Paul Chow, Norman P. Jouppi, and Zvonko G. Vranesic. "The Multicluster architecture: Reducing cycle time through partitioning." In MICRO-30, pages 149-159, 1997.
9. A. Seznec, E. Toullec, and O. Rochecouste. "Register write specialization register read specialization: A path to complexity-effective wide-issue superscalar processors." In MICRO-35, Turkey, November 2002.
10. R. Balasubramonian, S. Dwarkadas, and D.H. Albonesi. "Reducing the complexity of the register file in dynamic superscalar processors." In MICRO-34, December 2001.
11. IBM Corporation. PowerPC 750 RISC Microprocessor Technical Summary. www.ibm.com.
12. G. Kucuk, D. Ponomarev, and K. Ghose. "Low-complexity reorder buffer architecture." Proceedings of the 16th ACM International Conference on Supercomputing, 2002.
13. Goto, M. and Sato, T., "Leakage Energy Reduction in Register Renaming", in Proc. 1st Int'l Workshop on Embedded Computing Systems (ECS) held in conjunction with 24th ICDCS, pp. 890-895, March 2004.
14. A. Buyuktosunoglu, D. Albonesi, S. Schuster, D. Brooks, P. Bose, and P. Cook, "A Circuit Level Implementation of an Adaptive Issue Queue for Power-Aware Microprocessors," Proc. Great Lakes Symp. VLSI Design, 2001.
15. D. Folegnani and A. Gonzalez, "Energy-Effective Issue Logic," Proc. Int'l Symp. Computer Architecture, pp. 230-239, 2001.
16. D. Ponomarev, G. Kucuk, K. Ghose, "Dynamic Resizing of Superscalar Datapath Components for Energy Efficiency," IEEE Transactions on Computers, vol. 55, no. 2, pp. 199-213, February, 2006.
17. Steven E. Raasch, Nathan L. Binkert and Steven K. Reinhardt, "A Scalable Instruction Queue Design Using Dependence Chains", Proceedings of 29th Annual of International Symposium on Computer Architecture, 2002 Page(s): 318-329.
18. S. Palacharla, N. Jouppi, and J. E. Smith. "Complexity effective superscalar processors." In ISCA-24, pages 206-218, June 1997.
19. "Cacti4," http://quid.hpl.hp.com:9081/cacti/.
20. SimpleScalar4 tutorial, SimpleScalar LLC. http://www.simplescalar.com/ tutorial.html
21. D. Brooks, V. Tiwari, and M. Martonosi. "Wattch: A framework for architectural-level power analysis and optimizations." In 27th Annual International Symposium on Computer Architecture, June 2000.
22. S. Geissler et al., "A low-power RISC microprocessor using dual PLLs in a 0.13/spl mu/m SOI technology with copper interconnect and low-k BEOL dielectric", in ISSCC 2002.