Mapping multi-domain applications onto coarse-grained reconfigurable architectures

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 30, Issue 5, 2011, Pages 637-650

  Lee, Ganghee ^a   Choi, Kiyoung ^b   Dutt, Nikil D ^c  

^a SAMSUNG Electronics   (South Korea)

^b Seoul National University   (South Korea)

^c UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Design automation; high level synthesis; parallelizing compiler; reconfigurable architecture

Indexed keywords

3D GRAPHICS; COARSE GRAINED RECONFIGURABLE ARCHITECTURE; DESIGN AUTOMATIONS; FLOATING POINT OPERATIONS; FLOATING-POINT ARITHMETIC; HEURISTIC MAPPING; HIGH-LEVEL SYNTHESIS; INTEGER ARITHMETIC; INTEGER LINEAR PROGRAMMING; LOGICAL OPERATIONS; MAPPING APPLICATIONS; MULTI DOMAINS; OPTIMAL FORMULATION; OPTIMAL MAPPING; PARALLELIZING COMPILER; PERFORMANCE IMPROVEMENTS; RECONFIGURABLE ARCHITECTURE; SOFTWARE IMPLEMENTATION;

COMPUTER AIDED DESIGN; CONFORMAL MAPPING; DIGITAL ARITHMETIC; HEURISTIC ALGORITHMS; LINEAR PROGRAMMING; OPTIMIZATION; PROGRAM COMPILERS;

INTEGER PROGRAMMING;

EID: 79955379964     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2010.2098571     Document Type: Article

References (29)

1. H. Singh, M.-H. Lee, G. Lu, F. J. Kurdahi, N. Bagherzadeh, and E. M. C. Filho, "Morphosys: An integrated reconfigurable system for dataparallel and computation-intensive applications," IEEE Trans. Comput., vol. 49, no. 5, pp. 465-481, May 2000.
2. PACT XPP Technologies [Online]. Available: http://www.pactxpp.com
3. B. Mei, S. Vernalde, D. Verkest, H. D. Man, and R. Lauwereins, "ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix," in Proc. FPLA, 2003, pp. 61-70.
4. Chameleon Systems, Inc. [Online]. Available: http://www.chameleonsystems. Com
5. T. J. Callahan and J. Wawrzynek, "Instruction-level parallelism for reconfigurable computing," in Proc. IWFPL, 1998, pp. 248-257. (Pubitemid 128125221)
6. W. Lee, R. Barua, M. Frank, D. Srikrishna, J. Babb, V. Sarkar, and S. P. Amarasinghe, "Space-time scheduling of instruction level parallelism on a RAW machine," in Proc. ASPLOSV, 1998, pp. 46-57.
7. B. Mei, S. Vernalde, D. Verkest, H. D. Man, and R. Lauwereins, "DRESC: A retargetable compiler for coarse-grained reconfigurable architectures," in Proc. ICFPT, Dec. 2002, pp. 166-173.
8. T. Toi, N. Nakamura, Y. Kato, T. Awashima, K. Wakabayashi, and L. Jing, "High-level synthesis challenges and solutions for a dynamically reconfigurable processor," in Proc. ICCAD, Nov. 2006, pp. 702-708.
9. H. Park, K. Fan, S. A. Mahlke, T. Oh, H. Kim, and H. Kim, "Edgecentric modulo scheduling for coarse-grained reconfigurable architectures," in Proc. PACT, Oct. 2008, pp. 166-176.
10. S. Friedman, A. Carroll, B. V. Essen, B. Ylvisaker, C. Ebeling, and S. Hauck, "SPR: An architecture-adaptive CGRA mapping tool," in Proc. FPGA, 2009, pp. 191-200.
11. J. Yoon, A. Shrivastava, S. Park, M. Ahn, and Y. Paek, "A graph drawing based spatial mapping algorithm for coarse-grained reconfigurable architecture," IEEE Trans. Very Large Scale Integr. Syst., vol. 17, no. 11, pp. 1565-1578, Jun. 2008.
12. Y. Ahn, K. Han, G. Lee, H. Song, J. Yoo, and K. Choi, "SoCDAL: System-on-chip design accelerator," ACM Trans. Des. Automat. Electron. Syst., vol. 13, no. 1, pp. 171-176, Jan. 2008.
13. Y. Kim, M. Kiemb, C. Park, J. Jung, and K. Choi, "Resource sharing and pipelining in coarse-grained reconfigurable architecture for domainspecific optimization," in Proc. DATE, Mar. 2005, pp. 12-17.
14. Y. Kim, I. Park, K. Choi, and Y. Paek, "Power-conscious configuration cache structure and code mapping for coarse-grained reconfigurable architecture," in Proc. ISLPED, Oct. 2006, pp. 310-315. (Pubitemid 46609755)
15. The SUIF Compiler System [Online]. Available: http://suif.stanford.edu
16. C. O. Shields, Jr., "Area efficient layouts of binary trees in grids," Ph.D. dissertation, Dept. Comput. Sci., Univ. Texas, Dallas, 2001.
17. G. Lee, S. Lee, and K. Choi, "Automatic mapping of application to coarse-grained reconfigurable architecture based on high-level synthesis techniques," in Proc. ISOCC, Nov. 2008, pp. 395-398.
18. K. Han and J. Kim, "Quantum-inspired evolutionary algorithms with a new termination criterion, Hε gate, and two phase scheme," IEEE Trans. Evol. Computat., vol. 8, no. 2, pp. 156-169, Apr. 2004.
19. GNU Linear Programming Kit [Online]. Available: http://www.gnu.org/ software/glpk
20. G. Lee, S. Lee, K. Choi, and N. Dutt, "Routing-aware application mapping considering Steiner point for coarse-grained reconfigurable architecture," in Proc. ARC, 2010, pp. 231-243.
21. M. Jo, V. K. P. Arava, H. Yang, and K. Choi, "Implementation of floating-point operations for 3-D graphics on a coarse-grained reconfigurable architecture," in Proc. IEEE-SOCC, Sep. 2007, pp. 127-130.
22. Z. Baidas, A. D. Brown, and A. C. Williams, "Floating-point behavioral synthesis," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 20, no. 7, pp. 828-839, Jul. 2001. (Pubitemid 32650866)
23. J. L. Tripp, K. D. Peterson, C. Ahrens, J. D. Poznanovic, and M. B. Gokhale, "TRIDENT: An FPGA compiler framework for floating-point algorithms," in Proc. FPL, 2005, pp. 317-322. (Pubitemid 44183452)
24. J. L. Rice, K. H. Abed, and G. R. Morris, "Design heuristics for mapping floating-point scientific computational kernels onto high performance reconfigurable computers," J. Comput., vol. 4, no. 6, pp. 542-553, Jun. 2009.
25. J. M. P. Cardoso and P. C. Diniz, Compilation Techniques for Reconfigurable Architectures. New York: Springer, 2009.
26. S. Kim, C. Park, and S. Ha, "Architecture exploration of NAND flashbased multimedia card," in Proc. DATE, Mar. 2008, pp. 218-223.
27. Y. Joo, S. Kim, and S. Ha, "On-chip communication architecture exploration for processor-pool-based MPSoC," in Proc. DATE, Apr. 2009, pp. 466-471.
28. H. Yang and S. Ha, "Pipelined data parallel task mapping/scheduling technique for MPSoC," in Proc. DATE, Apr. 2009, pp. 69-74.
29. Synopsys Corporation [Online]. Available: http://www.synopsys.com