-
1
-
-
0034841274
-
Parallelizing DSP nested loops on reconfigurable architectures using data context switching
-
th DAC, pp. 273-276, 2001.
-
(2001)
th DAC
, pp. 273-276
-
-
Bondalapati, K.1
-
2
-
-
33745433269
-
Implementation of dynamically reconfigurable processor DAPDNA-2
-
April
-
T. Sato, H. Watanabe, and K. Shibata, "Implementation of dynamically reconfigurable processor DAPDNA-2", VLSI Design, Automation and Test, pp.323-324, April 2005.
-
(2005)
VLSI Design, Automation and Test
, pp. 323-324
-
-
Sato, T.1
Watanabe, H.2
Shibata, K.3
-
4
-
-
0842329349
-
A Dynamically Reconfigurable Processor Architecture
-
Oct
-
M. Motomura, "A Dynamically Reconfigurable Processor Architecture", Microprocessor Forum, Oct. 2002.
-
(2002)
Microprocessor Forum
-
-
Motomura, M.1
-
5
-
-
0032668914
-
Reconfigurable Computing: What, Why, and Design Automation Requirements?
-
Jun
-
th DAC, pp. 610-615, Jun. 1999.
-
(1999)
th DAC
, pp. 610-615
-
-
DeHon, A.1
Wawrzynek, J.2
-
9
-
-
0034174174
-
The Garp Architecture and C Compiler
-
Apr
-
T.J. Callahan, J.R. Hauser, and J. Wawrzynek, "The Garp Architecture and C Compiler", IEEE Computer, Vol. 33, No. 4, pp. 62-69, Apr. 2000.
-
(2000)
IEEE Computer
, vol.33
, Issue.4
, pp. 62-69
-
-
Callahan, T.J.1
Hauser, J.R.2
Wawrzynek, J.3
-
10
-
-
33645435720
-
-
Xilinx Forge, http://www.xilinx.com.
-
Xilinx Forge
-
-
-
11
-
-
27544516113
-
Deterministic hardware synthesis for compiling high-level descriptions to heterogeneous reconfigurable architectures
-
th HICSS, 2005.
-
(2005)
th HICSS
-
-
Sullivan, C.1
-
12
-
-
84893630948
-
C-based synthesis experiences with a behavior synthesizer, Cyber
-
March
-
K. Wakabayashi, "C-based synthesis experiences with a behavior synthesizer, "Cyber"", Proc. DATE 1999, pp. 390-393, March 1999.
-
(1999)
Proc. DATE 1999
, pp. 390-393
-
-
Wakabayashi, K.1
-
13
-
-
0034428798
-
C-based SoC Design Flow and EDA Tools: An ASIC and System Vendor Perspective
-
Dec
-
K. Wakabayashi, and T. Okamoto, "C-based SoC Design Flow and EDA Tools: An ASIC and System Vendor Perspective", IEEE Trans. on CAD, Vol. 19, Issue 12, pp. 1507-1522, Dec. 2000.
-
(2000)
IEEE Trans. on CAD
, vol.19
, Issue.12
, pp. 1507-1522
-
-
Wakabayashi, K.1
Okamoto, T.2
-
14
-
-
0024904928
-
-
K. Wakabayashi and T. Yoshimura, A resource sharing and control synthesis method for conditional branches, ICCAD-89, pp. 62-65, Nov. 1989.
-
K. Wakabayashi and T. Yoshimura, "A resource sharing and control synthesis method for conditional branches", ICCAD-89, pp. 62-65, Nov. 1989.
-
-
-
-
15
-
-
0026962335
-
Global scheduling independent of control dependencies based on condition vectors
-
Jun
-
th DAC, pp. 112-115, Jun.1992.
-
(1992)
th DAC
, pp. 112-115
-
-
Wakabayashi, K.1
Tanaka, H.2
-
16
-
-
0029771169
-
Area and timing estimation for lookup table based FPGAs
-
Mar
-
M. Xu and F.J. Kurdahi, "Area and timing estimation for lookup table based FPGAs", Proc. 1996 ED&TC, pp. 151-157, Mar. 1996.
-
(1996)
Proc. 1996 ED&TC
, pp. 151-157
-
-
Xu, M.1
Kurdahi, F.J.2
-
17
-
-
84893738086
-
Layout-driven high level synthesis for FPGA based architectures
-
M. Xu and F. J. Kurdahi, "Layout-driven high level synthesis for FPGA based architectures", Proc. 1998 DATE, pp. 446-150, 1998.
-
(1998)
Proc. 1998 DATE
, pp. 446-150
-
-
Xu, M.1
Kurdahi, F.J.2
-
18
-
-
20844445313
-
Implementing and Evaluating Stream Applications on the Dynamically Reconfigurable Processor
-
Apr
-
th Annual IEEE Symposium on FCCM, pp. 328-329, Apr. 2004.
-
(2004)
th Annual IEEE Symposium on FCCM
, pp. 328-329
-
-
Suzuki, N.1
-
19
-
-
20844447143
-
Stream Application on the Dynamically Reconfigurable Processor
-
Dec
-
M. Suzuki, et al., "Stream Application on the Dynamically Reconfigurable Processor", Proc. 2004 FPT, pp. 137-144, Dec. 2004.
-
(2004)
Proc. 2004 FPT
, pp. 137-144
-
-
Suzuki, M.1
|